An Oscillation-Based On-Chip Temperature-Aware Dynamic Voltage and Frequency Scaling Scheme in System-on-a-Chip
スポンサーリンク
概要
- 論文の詳細を見る
The excessively high temperature in a chip may cause circuit malfunction and performance degradation, and thus should be avoided to improve system reliability. In this paper, a novel oscillation-based on-chip thermal sensing architecture for dynamically adjusting supply voltage and clock frequency in System-on-a-Chip (SoC) is proposed. It is shown that the oscillation frequency of a ring oscillator reduces linearly as the temperature rises, and thus provides a good on-chip temperature sensing mechanism. An efficient Dynamic Voltage-to-Frequency Scaling (DF2VS) algorithm is proposed to dynamically adjust supply voltage according to the oscillation frequencies of the ring oscillators distributed in SoC so that thermal sensing can be carried at all potential hot spots. An on-chip Dynamic Voltage Scaling or Dynamic Voltage and Frequency Scaling (DVS or DVFS) monitor selects the supply voltage level and clock frequency according to the outputs of all thermal sensors. Experimental results on SoC benchmark circuits show the effectiveness of the algorithm that a 10% reduction in supply voltage alone can achieve about 20% power reduction (DVS scheme), and nearly 50% reduction in power is achievable if the clock frequency is also scaled down (DVFS scheme). The chip temperature will be significant lower due to the reduced power consumption.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
Chen Liang-bi
Department Of Computer Science And Engineering National Sun Yat-sen University
-
LI Katherine
Department of Computer Science and Engineering, National Sun Yat-Sen University
-
Li Katherine
Department Of Computer Science And Engineering National Sun Yat-sen University
-
HO Yingchieh
Department of Electrical and Control Engineering, National Chiao Tung University
-
YANG Yu-Wei
Department of Laboratory,Mianyang Central Hospital
関連論文
- HPChecker : An AMBA AHB On-Chip Bus Protocol Checker with Efficient Verification Mechanisms
- A System-Level Model of Design Space Exploration for a Tile-Based 3D Graphics SoC Refinement
- Maximal Interconnect Resilient Methodology for Fault Tolerance, Yield, and Reliability Improvement in Network on Chip
- Interconnect-Driven Floorplanning with Noise-Aware Buffer Planning
- Serum total oxidant/antioxidant status and trace element levels in breast cancer patients
- An Oscillation-Based On-Chip Temperature-Aware Dynamic Voltage and Frequency Scaling Scheme in System-on-a-Chip