Hardware Design of Multi Gbps RC4 Stream Cipher
スポンサーリンク
概要
- 論文の詳細を見る
Thanks to the achievements in wireless technology, maximum data rate of wireless LAN systems was rapidly increased recently. As a key part of the WEP and the WPA security for the wireless LAN system, throughput of RC4 must be significantly improved also. This paper proposes two high throughput RC4 architectures. The first one is a RAM-based RC4 using a single of 256-byte tri-port RAM to store the S-box. The core generates 4bits of ciphering key per clock cycle. This paper also proves that 4bits/cycle is the maximum throughput can be achieved by a RAM-based RC4 circuit. The second architecture is a Register-based M-byte RC4 that uses a set of registers to store the S-box. It is able to generate multiple bytes of ciphering key per clock cycle, and is proposed as a novel solution for designing extremely high throughput RC4 core for future WLAN systems. Base on this proposal, a 4-byte RC4 core is developed (M=4). The synthesis results in 90nm ASIC show that: As the same throughput's requirement, the proposed RAM-based and Register-based RC4 can respectively save 60% and 50% of power consumption as compare to that of the most recently works. Moreover, the proposed Register-based design is the best candidate for achieving high throughput at low frequency.
- The Institute of Electronics, Information and Communication Engineersの論文
著者
-
NAGAO Yuhei
Kyushu Institute of Technology
-
OCHI Hiroshi
Kyushu Institute of Technology
-
Ochi Hiroshi
Kyushu Inst. Of Technol. Fukuoka‐ken Jpn
-
LANANTE Jr.
Kyushu Institute of Technology
-
TRAN Thi
Kyushu Institute of Technology
関連論文
- PAPR reduction technique for next generation Gigabit WLAN system
- Common Wireless Communication Service Recognition System for 3GPP GSM, UMTS, LTE and Mobile WiMAX
- A Design of Gigabit Wireless LAN with Backward Compatibility
- A Proposition of 600Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation
- RTL design of parallel FFT with block floating point arithmetic (信号処理)
- RTL design of parallel FFT with block floating point arithmetic (ワイドバンドシステム)
- A Gradient Type Algorithm for Blind System Identification and Equalizer Based on Second Order Statistics (Special Section on Digital Signal Processing)
- A Subband Adaptive Filter with the Optimum Analysis Filter Bank
- A High Throughput Pipelined Architecture for Blind Adaptive Equalizer with Minimum Latency(Digital Signal Processing)
- SB-3-3 Semi-Blind Adaptive Equalizer for Adaptive Array Antenna
- A 1.2 Gbps wireless LAN system for 4K digital cinema transmission (スマートインフォメディアシステム)
- A simple preamble based algorithm for joint estimation of frequency offset and I/Q imbalance in MIMO OFDM based wireless LAN (回路とシステム)
- A simple preamble based algorithm for joint estimation of frequency offset and I/Q imbalance in MIMO OFDM based wireless LAN (信号処理)
- A simple preamble based algorithm for joint estimation of frequency offset and I/Q imbalance in MIMO OFDM based wireless LAN (通信方式)
- A Study on Channel Estimation Using Two-Dimensional Interpolation Filters for Mobile Digital Terrestrial Television Broadcasting
- Model-based RTL designs of IEEE802.11n wireless LAN system (第21回 回路とシステム軽井沢ワークショップ論文集) -- (インタラクティブセッション)
- Design of single carrier wireless system with frequency domain equalizer (音声)
- Design of single carrier wireless system with frequency domain equalizer (スマートインフォメディアシステム)
- Design of single carrier wireless system with frequency domain equalizer (信号処理)
- B-5-58 Performance Verification between OFDM and SC-FDE For Narrowband Mobile Communication System
- Analysis of Sea Surface Reflection Waves Using the Wigner Distribution Function
- Analysis of Scattered Sound from Underwater Hollow Cylinders Using the Wigner Distribution Fuhction
- Characteristics of M-Sequence Signal in an Inhomogeneous Medium
- A Study on Semi-Blind Adaptive equalizer for PSK and QPSK Signals
- A new carrier frequency offset and I/Q imbalance compensation for MIMO OFDM (モバイルマルチメディア通信)
- Blind Adaptive Equalizer Based on CMA and LMS Algorithm(Fundamental Theories)
- Sea Trial Results of a Cross Fan Beam Type Sub-Bottom Profiler
- Development of an Acoustic Lens for an Imaging Sonar for Autonomous Underwater Vehicle "Urashima" and Experimentation in a Water Tank(Instrumentation, Measurement, and Fabrication Technology)
- Experiments for Acoustic Digital Data Communication Using Frequency Shift Keying Modulation
- Evaluation of the Performance of Deep Sea Survey Sonars from the Results of Search for a Sunken Ship
- A Novel Immobilization Method for Prevention of Cell Leakage from the Gel Matrix
- A Fast Architecture Exploration Method for High Throughput IEEE 802.11e MAC Implementation Using SystemC
- A Proposition of 600Mbps WLAN-Like System with Low-Complexity MIMO Decoder for FPGA Implementation
- New Simultaneous Timing and Frequency Synchronization Utilizing Matched Filters for OFDM Systems(Papers Selected from the 21st Symposium on Signal Processing)
- B-5-120 Design and ASIC Implementation of 600Mbps IEEE802.11n 4x4 MIMO OFDM System
- Delayed Lattice Reduction Algorithm for High Performance MIMO Decoder
- A CUDA Implementation of DWT for JPEG 2000 Codec
- Low Complexity Compensation of Frequency Dependent I/Q Imbalance and Carrier Frequency Offset for Direct Conversion Receivers
- Hardware Design of Multi Gbps RC4 Stream Cipher
- FOREWORD