Selective Check of Data-Path for Effective Fault Tolerance
スポンサーリンク
概要
- 論文の詳細を見る
Nowadays, fault tolerance has been playing a progressively important role in covering increasing soft/hard error rates in electronic devices that accompany the advances of process technologies. Research shows that wear-out faults have a gradual onset, starting with a timing fault and then eventually leading to a permanent fault. Error detection is thus a required function to maintain execution correctness. Currently, however, many highly dependable methods to cover permanent faults are commonly over-designed by using very frequent checking, due to lack of awareness of the fault possibility in circuits used for the pending executions. In this research, to address the over-checking problem, we introduce a metric for permanent defects, as operation defective probability (ODP), to quantitatively instruct the check operations being placed only at critical positions. By using this selective checking approach, we can achieve a near-100% dependability by having about 53% less check operations, as compared to the ideal reliable method, which performs exhaustive checks to guarantee a zero-error propagation. By this means, we are able to reduce 21.7% power consumption by avoiding the non-critical checking inside the over-designed approach.
著者
-
Yao Jun
Graduate School Of Informatics Kyoto Univ.
-
Nakashima Yasuhiko
Graduate School Of Information Science Naist
-
Yamashita Shigeru
College Of Information Science And Engineering Ritsumeikan University.
-
Yao Jun
Graduate School of Information Science, Nara Institute of Science and Technology
-
HARA-AZUMI Yuko
Graduate School of Information Science, Nara Institute of Science and Technology
-
AHMED Tanvir
Graduate School of Information Science, Nara Institute of Science and Technology
関連論文
- An Instruction Mapping Scheme for FU Array Accelerator
- D-10-5 An Instruction Decomposition Scheme to Aid Fine-Grained Online Recovery in Pipeline Processor
- An EDP Study on the Optimal Pipeline Depth for Pipeline Stage Unification Adoption
- A Light Bypass Network Design for Cascading ALU Executions
- A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection(集積回路技術とアーキテクチャ技術の協調・融合へ向けた,プロセッサ,並列処理,システムLSIアーキテクチャ及び一般)
- ReVolver/C40 : A Scalable Parallel Computer for Volume Rendering-Design and Implementation-(Development of Advanced Computer Systems)
- Parallel Cloth Simulation with Adaptive Mesh Refinement and Coarsening Using OpenMP on Fujitsu HPC2500(Parallel Processing Applications)
- An approach towards fast simulation of virtual cloth with adaptive mesh refinement and coarsening on Fujitsu HPC2500
- Priority Enhanced Stride Scheduling
- DS-1-11 Reconstructing Strings from Substrings with Quantum Query
- Quantum Walks on the Line with Phase Parameters
- RazorProtector: Maintaining Razor DVS Efficiency in Large IR-Drop Zones by an Adaptive Redundant Data-Path
- Reconstructing Strings from Substrings with Quantum Queries
- Selective Check of Data-Path for Effective Fault Tolerance
- Tensor Rank and Strong Quantum Nondeterminism in Multiparty Communication
- An Instruction Scheduler for Dynamic ALU Cascading Adoption
- An Instruction Scheduler for Dynamic ALU Cascading Adoption