An Instruction Scheduler for Dynamic ALU Cascading Adoption
スポンサーリンク
概要
- 論文の詳細を見る
To reduce the processor energy consumption under low workload and low clock frequency executions, a possible solution is to use ALU cascading while keeping the supply voltage unchanged. This cascading scheme uses a single cycle to execute multiple ALU instructions which have a data dependence relationship between them and thus saves clock cycles for the whole execution. Since the processor energy consumption is the product result of both power and execution time, ALU cascading is expected to help energy optimization for microprocessors operating under low frequency status. To implement ALU cascading in a current superscalar processor, a specific instruction scheduler is required to wakeup a pair of cascadable instructions simultaneously despite there being a data dependence relationship between them. Furthermore, ALU cascading is only applied under low clock frequency execution mode so that the instruction scheduler must support standard scheduling for the normal clock frequency execution. In this paper, we propose an instruction scheduling method that enables the additional wakeup features for the utilization of ALU cascading without large hardware extensions. With this scheduler, the average IPC improvement becomes 3.7% in SPECint2000 and 6.4% in Mediabench, as compared to the baseline execution. The delay of additional hardware required for the ALU cascading purpose is also evaluated to study the complexity of ALU cascading.
- Information and Media Technologies 編集運営会議の論文
著者
-
SHIMADA Hajime
Graduate School of Informatics, Kyoto University
-
Yao Jun
Graduate School Of Informatics Kyoto Univ.
-
Tomita Shinji
Graduate School Of Informatics Kyoto Univ.
-
Shimada Hajime
Graduate School Of Informatics Kyoto University
-
Nakashima Hiroshi
Graduate School Of Engineering Nagoya University Crest Japan Science And Technology Corporation (jst
-
Ogata Kosuke
Information Technology R&D Center, Mitsubishi Electric Corporation
-
Miwa Shinobu
School of Engineering, Tokyo University of Agriculture and Technology
-
Nakashima Hiroshi
Graduate School of Agriculture, Kyoto University
関連論文
- A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases
- Magnetic Properties and Crystalline Electric Field Scheme in RRhIn_5 (R: Rare Earth)(Condensed matter: electronic structure and electrical, magnetic, and optical properties)
- 27aUF-6 Metamagnetic transition in RRhIn_5 compounds (R: Nd, Tb, Dy and Ho)
- Characteristic High-Field Magnetization in a Transuranium Antiferromagnet NpRhGa_5(Condensed matter: electronic structure and electrical, magnetic, and optical properties)
- An Instruction Mapping Scheme for FU Array Accelerator
- D-10-5 An Instruction Decomposition Scheme to Aid Fine-Grained Online Recovery in Pipeline Processor
- Unique Magnetic Properties of NdRhIn_5, TbRhIn_5, DyRhIn_5, and HoRhIn_5(Condensed matter: electronic structure and electrical, magnetic, and optical properties)
- Unique Magnetic Properties of NdRhIn_5, TbRhIn_5, DyRhIn_5, and HoRhIn_5
- Magnetic and Fermi Surface Properties in Ferromagnets NdRh_3B_2 and GdRh_3B_2(Condensed matter: electronic structure and electrical, magnetic, and optical properties)
- Anisotropic Magnetic Properties of a Pressure-induced Superconductor Ce_2Ni_3Ge_5(Condensed Matter : Electronic Structure, Electrical, Magnetic and Optical Properties)
- Effect of Pressure on Electronic States in Canted Ferromagnet CePtAl
- Magnetic Properties of an Antiferromagnet CePdSb_3(Condensed Matter : Electronic Structure, Electrical, Magnetic and Optical Properties)
- An EDP Study on the Optimal Pipeline Depth for Pipeline Stage Unification Adoption
- A Two-phase, Cooperative Detailed/Global Parallel Wire Routing Algorithm
- A Light Bypass Network Design for Cascading ALU Executions
- A Dynamic Control Mechanism for Pipeline Stage Unification by Identifying Program Phases
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection(集積回路技術とアーキテクチャ技術の協調・融合へ向けた,プロセッサ,並列処理,システムLSIアーキテクチャ及び一般)
- ReVolver/C40 : A Scalable Parallel Computer for Volume Rendering-Design and Implementation-(Development of Advanced Computer Systems)
- Parallel Cloth Simulation with Adaptive Mesh Refinement and Coarsening Using OpenMP on Fujitsu HPC2500(Parallel Processing Applications)
- An approach towards fast simulation of virtual cloth with adaptive mesh refinement and coarsening on Fujitsu HPC2500
- Priority Enhanced Stride Scheduling
- Asymmetric Addition of Allylic Stannanes to Aldehydes Catalyzed by BINAP・Ag(I) Complex
- Special Issue on Development of Advanced Computer Systems
- RazorProtector: Maintaining Razor DVS Efficiency in Large IR-Drop Zones by an Adaptive Redundant Data-Path
- Selective Check of Data-Path for Effective Fault Tolerance
- Specific Cutting Resistance of Lunar Regolith Simulant under Low Gravity Conditions
- An Instruction Scheduler for Dynamic ALU Cascading Adoption
- An Instruction Scheduler for Dynamic ALU Cascading Adoption