Efficient Fault Simulation Algorithms for Analyzing Soft Error Propagation in Sequential Circuits
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents two acceleration techniques of fault simulation for analyzing soft error propagation in sequential circuits. One is an exact technique and the other is a heuristic technique. Since these techniques are independent on how the logic functions of circuits are evaluated, they can be combined with other techniques which accelerate evaluations of the logic functions of circuits, such as event-driven simulation, single pattern parallel fault propagation (SPPFP). Experimental results show that applying the exact technique makes a fault simulator with event-driven simulation and SPPFP 30-143 times faster. A fault simulator with the exact technique finished for several large-scale circuits in 4.6 hours or less, while a fault simulator without the exact technique could not finish for such circuits in 72 hours. Furthermore, applying the heuristic technique makes a fault simulator with the exact technique about 7-17 times faster with only 0.5-2.2% estimation error.
著者
-
Matsunaga Yusuke
Department Of Advanced Information Technology Faculty Of Information Science And Electrical Engineering Kyushu University
-
Yoshimura Masayoshi
Department of Advanced Information Technology, Graduate School of Information Science and Electrical Engineering, Kyushu University
-
Takata Taiga
Cadence Design Systems
関連論文
- Character Projection Mask Set Optimization for Enhancing Throughput of MCC Projection Systems
- Special Section on VLSI Design and CAD Algorithms
- Pluripotent stem cells as source of dendritic cells for immune therapy
- A Simultaneous Module Selection, Scheduling, and Allocation Method Considering Operation Chaining with Multi-Functional Units(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Timing-Constrained Area Minimization Algorithm for Parallel Prefix Adders(Logic Synthesis and Verification,VLSI Design and CAD Algorithms)
- A Behavioral Synthesis Method with Special Functional Units
- Multi-Operand Adder Synthesis Targeting FPGAs
- Efficient Fault Simulation Algorithms for Analyzing Soft Error Propagation in Sequential Circuits
- A Test Compaction Oriented Don't Care Identification Method Based on X-bit Distribution
- An Exact Approach for GPC-Based Compressor Tree Synthesis