A Behavioral Synthesis Method with Special Functional Units
スポンサーリンク
概要
- 論文の詳細を見る
This paper proposes a novel Behavioral Synthesis method that tries to reduce the number of clock cycles under clock cycle time and total functional unit area constraints using special functional units efficiently. Special functional units are designed to have shorter delay and/or smaller area than the cascaded basic functional units for specific operation patterns. For example, a Multiply-Accumulator is one of them. However, special functional units may have less flexibility for resource sharing because intermediate operation results may not be able to be obtained. Hence, almost all conventional methods can not handle special functional units efficiently for the reduction of clock cycles in practical time, especially under a tight area constraint. The proposed method makes it possible to solve module selection, scheduling, and functional unit allocation problems using special functional units in practical time with some heuristics. Experimental results show that the proposed method has achieved maximally 33% reduction of the cycles for a small application and 14% reduction for a realistic application in practical time.
- （社）電子情報通信学会の論文
- 2008-04-01
著者
-
Matsunaga Yusuke
Department Of Computer Science And Communication Engineering
-
Matsunaga Yusuke
Department Of Computer Science And Communication Engineering Faculty Of Information Science And Elec
-
Sadakata Tsuyoshi
Department Of Computer Science And Communication Engineering Graduate School Of Information Science
-
Matsunaga Yusuke
Department Of Advanced Information Technology Faculty Of Information Science And Electrical Engineering Kyushu University
関連論文
- Character Projection Mask Set Optimization for Enhancing Throughput of MCC Projection Systems
- FOREWORD
- Special Section on VLSI Design and CAD Algorithms
- Pluripotent stem cells as source of dendritic cells for immune therapy
- Special Section on Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa
- A Simultaneous Module Selection, Scheduling, and Allocation Method Considering Operation Chaining with Multi-Functional Units(Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
- Timing-Constrained Area Minimization Algorithm for Parallel Prefix Adders(Logic Synthesis and Verification,VLSI Design and CAD Algorithms)
- A Behavioral Synthesis Method with Special Functional Units
- An Efficient Algorithm Finding Simple Disjoint Decompositions Using BDDs(Special Section on VLSI Design and CAD Algorithms)
- Multi-Operand Adder Synthesis Targeting FPGAs
- Efficient Fault Simulation Algorithms for Analyzing Soft Error Propagation in Sequential Circuits
- An Exact Approach for GPC-Based Compressor Tree Synthesis