Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper introduces the concept and technology of Application-domain Specific Instruction-set Processor (ASIP). First, VLSI design trend over the decades is overviewed and processors are shown to be expected one of the main components in the System Level Design. Then, the advantage of ASIP over General Purpose Processor (GPP) and Application Specific Integrated Circuit (ASIC) is illustrated. Next, processor hardware description synthesis technology, application program development tool set generation technology, and processor architecture optimization technology are outlined. Then, as an ASIP development environment example, ASIP Meister is explained. Next, an application of ASIP to medical and healthcare is introduced. Finally, the possibility of ASIP as an important component of Multi Processor SoC (MPSoC) is discussed.

著者

• SAKANUSHI Keishi

  Graduate School of Information Science and Technology, Osaka University

• TAKEUCHI Yoshinori

  Graduate School of Information Science and Technology, Osaka University

• Takeuchi Yoshinori

  Graduate School Of Engineering Science Osaka University

• Imai Masaharu

  Graduate School of Electrical and Electronic Engineering Kogakuin University

• Ishiura Nagisa

  Graduate School of Science and Technology, Kwansei Gakuin University

関連論文

• Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
• An Improved Method of Convex Rectilinear Block Packing Based on Sequence-Pair(Place and Routing)(VLSI Design and CAD Algorithms)
• COMBINING GLOBAL AND SIMPLIFIED PARTS-BASED APPROACH TO ESTIMATE HUMAN BODY CONFIGURATION(International Workshop on Advanced Image Technology 2005)
• Code Efficiency Evaluation for Embedded Processors(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
• Optimal Scheme for Search State Space and Scheduling on Multiprocessor Systems
• Reconfigurable AGU : An Address Generation Unit Based on Address Calculation Pattern for Low Energy and High Performance Embedded Processors
• Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling
• Heart Instantaneous Frequency Based Estimation of HRV from Blood Pressure Waveforms
• DETERMINATION OF CORRESPONDENCE BETWEEN AUDIO AND VISUAL EVENTS THROUGH ACTIVE MOTION(International Workshop on Advanced Image Technology 2007)
• DETERMINATION OF CORRESPONDENCE BETWEEN AUDIO AND VISUAL EVENTS THROUGH ACTIVE MOTION
• AN ATTENTIONAL CORRESPONDENCE OF AUDIO-VISUAL EVENTS(International Workshop on Advanced Image Technology 2005)
• Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram(System Level Design,VLSI Design and CAD Algorithms)
• JPEG Encoder Design Space Exploration Using the ASIP Development System: PEAS-3 (特集:システムLSIの設計技術と設計自動化)
• Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)
• Advantage and Possibility of Application-domain Specific Instruction-set Processor (ASIP)
• Informative Patches Sampling for Image Classification by Utilizing Bottom-up and Top-down Information (パターン認識・メディア理解)
• Informative Patches Sampling for Image Classification by Utilizing Bottom-up and Top-down Information
• Informative Patches Sampling for Image Classification by Utilizing Bottom-up and Top-down Information
• BS-5-43 Proposed End-to-End Available Bandwidth Estimation Method Using RTT Taking into Account Traffic Load in Return Path(BS-5. Network and Service Design, Control and Management)
• Informative Patches Sampling for Image Classification by Utilizing Bottom-up and Top-down Information

もっと見る 閉じる

スポンサーリンク