High-speed test of SFQ-shift register files using PTL wiring
スポンサーリンク
概要
- 論文の詳細を見る
We have been developing an SFQ shift register memory, which is one candidate to realize high-throughput and high-density superconductive memories. We have modified our memory architecture in order to adapt it to our SFQ microprocessor, CORE1. The new version of the shift register memory is composed of shift registers with nondestructive readout operation, which have an internal feedback. We have also studied the availability of passive transmission line (PTL) wiring in the memory system at high speed. The tested circuit is a 4-byte shift register file, where four kinds of wiring circuits are used between a decoder and shift registers. We have measured the dependences of the DC bias margin on the operating frequency for all wiring methods, and obtained almost the same dependences, which shows the availability of the PTL wiring in the memory system. We have used the NEC 2.5 kA/cm(2) Nb standard process and the CONNECT cell library. (C) 2004 Elsevier B.V. All rights reserved.
- Elsevier Science B.V.の論文
著者
-
Yorozu S
Nec Corp. Tsukuba Jpn
-
Yorozu Shinichi
Jst
-
Yorozu S.
Superconductivity Research Laboratory Istec
関連論文
- Development of Cryopackaging and I/O Technologies for High-Speed Superconductive Digital Systems
- Superconducting Technology for Digital Applications Using Niobium Josephson Junctions(Special Issue on Superconductive Devices and Systems)
- Technology Issues on Superconducting Digital Communication Circuits and Systems(Special Issue on Superconductive Electron Devices and Their Applications)
- Josephson Memory Technology
- Design and Demonstration of a 4×4 SFQ Network Switch Prototype System and 10-Gbps Bit-Error-Rate Measurement
- Development of Passive Interconnection Technology for SFQ Circuits(Digital Applications, Superconducting Electronic Devices and Their Applications)
- Logic Design of a Single-Flux-Quantum (SFQ) 2 × 2 Unit Switch for Banyan Networks(Special Issue on Superconductive Electronics)
- A Single Flux Quantum (SFQ) Packet Switch Unit towards Scalable Non-blocking Router(Special Issue on Superconductive Electronics)
- A Large-Scale Packet Switch System and 60-Gbps Pulse Arbitration Circuit Operation Using Single Flux Quantum Technology
- A Hybrid Switch System Architecture for Large-Scale Digital Communication Network Using SFQ Technology(Special Issue on Superconductive Electronics)
- A Novel, Large-Scale Packet Switch System and 60Gbps Arbiter Circuit Operation Using SFQ Technology
- Improvement of time resolution of the double-oscillator time-to-digital converter using SFQ circuits
- Design and Implementation of a Fully Asynchronous SFQ Microprocessor: SCRAM2
- Implementation and Experimental Evaluation of a Cryocooled System Prototype for High-Throughput SFQ Digital Applications
- Bit-Error-Rate Measurements of RSFQ Shift Register Memories
- A New Design Approach for High-Throughput Arithmetic Circuits for Single-Flux-Quantum Microprocessors
- Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits
- 20 GHz operation of bit-serial handshaking systems using asynchronous SFQ logic circuits
- Implementation of a 4 x 4 switch with passive interconnects
- Advanced design approaches for SFQ logic circuits based on the binary decision diagram
- Demonstration of a single-flux-quantum microprocessor using passive transmission lines
- Progress of single flux quantum packet switch technology
- Consideration of logic synthesis and clock distribution networks for SFQ logic circuits
- Design and implementation of double oscillator time-to-digital converter using SFQ logic circuits
- Superconducting digital electronics
- High-speed test of SFQ-shift register files using PTL wiring
- Design and implementation of SFQ programmable clock generators
- Design and implementation of circuit components of the SFQ microprocessor, CORE1
- 18GHz Operation of an 8-bit Microprocessor Based on a Single-Flux-Quantum LSI Technology