Design and implementation of SFQ programmable clock generators
スポンサーリンク
概要
- 論文の詳細を見る
We have designed and implemented an SFQ programmable clock generator (PCG), which can generate the variable number of SFQ pulses according to its internal state. The PCG is composed of an SFQ ring oscillator, a control circuit which counts up the number of SFQ pulses and stops the operation of the ring oscillator, and a decoder which defines the initial state of the control circuit. The PCG can generate the variable number of SFQ pulses ranging from 2 to 2(N), where N is the number of T flip-flops in the control circuit. The oscillation frequency of the PCG is designed to be ranging from 6.2 to 18.8 GHz. In this study, we have implemented a PCG generating SFQ pulses ranging from 2 to 2(4) using a cell-based design methodology and confirmed its correct functionality. (C) 2004 Elsevier B.V. All rights reserved.
- Elsevier Science B.V.の論文
著者
-
Yorozu S
Nec Corp. Tsukuba Jpn
-
Yorozu Shinichi
Jst
-
Yorozu S.
Superconductivity Research Laboratory Istec
関連論文
- Development of Cryopackaging and I/O Technologies for High-Speed Superconductive Digital Systems
- Superconducting Technology for Digital Applications Using Niobium Josephson Junctions(Special Issue on Superconductive Devices and Systems)
- Technology Issues on Superconducting Digital Communication Circuits and Systems(Special Issue on Superconductive Electron Devices and Their Applications)
- Josephson Memory Technology
- Design and Demonstration of a 4×4 SFQ Network Switch Prototype System and 10-Gbps Bit-Error-Rate Measurement
- Development of Passive Interconnection Technology for SFQ Circuits(Digital Applications, Superconducting Electronic Devices and Their Applications)
- Logic Design of a Single-Flux-Quantum (SFQ) 2 × 2 Unit Switch for Banyan Networks(Special Issue on Superconductive Electronics)
- A Single Flux Quantum (SFQ) Packet Switch Unit towards Scalable Non-blocking Router(Special Issue on Superconductive Electronics)
- A Large-Scale Packet Switch System and 60-Gbps Pulse Arbitration Circuit Operation Using Single Flux Quantum Technology
- A Hybrid Switch System Architecture for Large-Scale Digital Communication Network Using SFQ Technology(Special Issue on Superconductive Electronics)
- A Novel, Large-Scale Packet Switch System and 60Gbps Arbiter Circuit Operation Using SFQ Technology
- Improvement of time resolution of the double-oscillator time-to-digital converter using SFQ circuits
- Design and Implementation of a Fully Asynchronous SFQ Microprocessor: SCRAM2
- Implementation and Experimental Evaluation of a Cryocooled System Prototype for High-Throughput SFQ Digital Applications
- Bit-Error-Rate Measurements of RSFQ Shift Register Memories
- A New Design Approach for High-Throughput Arithmetic Circuits for Single-Flux-Quantum Microprocessors
- Design and investigation of gate-to-gate passive interconnections for SFQ logic circuits
- 20 GHz operation of bit-serial handshaking systems using asynchronous SFQ logic circuits
- Implementation of a 4 x 4 switch with passive interconnects
- Advanced design approaches for SFQ logic circuits based on the binary decision diagram
- Demonstration of a single-flux-quantum microprocessor using passive transmission lines
- Progress of single flux quantum packet switch technology
- Consideration of logic synthesis and clock distribution networks for SFQ logic circuits
- Design and implementation of double oscillator time-to-digital converter using SFQ logic circuits
- Superconducting digital electronics
- High-speed test of SFQ-shift register files using PTL wiring
- Design and implementation of SFQ programmable clock generators
- Design and implementation of circuit components of the SFQ microprocessor, CORE1
- 18GHz Operation of an 8-bit Microprocessor Based on a Single-Flux-Quantum LSI Technology