C-12-40 Effect of CMOS Device Scaling on Time-domain Voltage-domain Dynamic Range
スポンサーリンク
概要
- 論文の詳細を見る
- 一般社団法人電子情報通信学会の論文
- 2013-09-03
著者
-
IIZUKA Tetsuya
Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo
-
NAKURA Toru
Department of Electrical Engineering and Information Systems, The University of Tokyo
-
Nakura Toru
Department of Electrical Engineering and Information Systems, The University of Tokyol,VLSI Design and Education Center (VDEC), The University of Tokyo
-
Ngari Muriithi
Department of Electrical Engineering and Information Systems, The University of Tokyol
-
Asadai Kunihiro
VLSI Design and Education Center (VDEC), The University of Tokyo
-
Iizuka Tetsuya
Department of Electrical Engineering and Information Systems, The University of Tokyol
関連論文
- The in vitro osteogenetic characteristics of primary osteoblastic cells from a rabbit calvarium
- Stub vs. Capacitor for Power Supply Noise Reduction(Electronic Circuits)
- Exact Minimum-Width Transistor Placement for Dual and Non-dual CMOS Cells(Circuit Synthesis, VLSI Design and CAD Algorithms)
- Yield-Optimal Layout Synthesis of CMOS Logic Cells by Wiring Fault Minimization(VLSI Design Technology and CAD)
- High Speed Layout Synthesis for Minimum-Width CMOS Logic Cells via Boolean Satisfiability(Physical Design)(VLSI Design and CAD Algorithms)
- A 580fs-Resolution Time-to-Digital Converter Utilizing Differential Pulse-Shrinking Buffer Ring in 0.18µm CMOS Technology
- High-Throughput Electron Beam Direct Writing of VIA Layers by Character Projection with One-Dimensional VIA Characters
- C-12-40 Effect of CMOS Device Scaling on Time-domain Voltage-domain Dynamic Range
- A Structured Routing Architecture for Practical Application of Character Projection Method in Electron-Beam Direct Writing