A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper we propose a synthesizable LDPC decoder IP core for WiMax and WiFi applications. Two new techniques are applied in the proposed decoder to improve the decoding performance. Firstly, a high parallelism permutation network (PN) is proposed to perform the circulant shift according to the parity check matrix (PCM) defined in WiMax and WiFi standards. By using the proposed PN, at most, four independent code frames with small code length are decoded concurrently, which largely improves the decoding throughput (2-4 times). Secondly, a fast early stopping criterion specialized for WiMax and WiFi LDPC code is proposed to reduce the average iteration number. Unlike the early works, by utilizing our proposed stopping criterion, the decoding will be stopped when all the information bits of a code frame are corrected even if there are still some errors in redundant part. Experiment results show that, it can reduce up to 20% iteration numbers compared to popular used stopping criterion.

• 一般社団法人情報処理学会の論文
• 2010-08-16

著者

• Dajiang Zhou

  The Graduate School of IPS, Waseda University, Japan

• Dajiang Zhou

  School of Information, Production and Systems, Waseda University

• Xiao Peng

  Waseda University

• Xiongxin Zhao

  School of Information, Production and Systems, Waseda University

• Zhixiang Chen

  School of Information, Production and Systems, Waseda University

• Xiao Peng

  School of Information, Production and Systems, Waseda University

• Satoshi Goto

  School of Information, Production and Systems, Waseda University

• Satoshi Goto

  The Graduate School of IPS, Waseda University, Japan

関連論文

• A LOW-POWER AND PERFORMANCE-AWARE DVB-S2 LDPC DECODER WITH LAYERED SCHEDULING
• A high-parallelism reconfigurable permutation network for IEEE 802.11n/803.16e LDPC decoder (情報理論)
• Permutation Network for Reconfigurable LDPC Decoder Based on Banyan Network
• Implementation of LDPC decoder for 802.16e (情報理論)
• An multi-rate LDPC decoder system on FPGA (情報理論)
• Generic Permutation Network for QC-LDPC Decoder
• A 115mW 1Gbps QC-LDPC Decoder ASIC for WiMAX in 65nm CMOS
• A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip
• DVB-T2 LDPC Decoder with Perfect Conflict Resolution
• A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application
• High Profile Intra Prediction Architecture for UHD H.264 Decoder

もっと見る 閉じる

スポンサーリンク