DVB-T2 LDPC Decoder with Perfect Conflict Resolution
スポンサーリンク
概要
- 論文の詳細を見る
Currently most of LDPC decoders are implemented with the so-called layered algorithm for its implementation efficiency and relatively high decoding performance. However, not all of structured LDPC codes can be implemented with the layered algorithm directly because of the message updating conflicts within layers in the a-posteriori information memory. In this paper we focus on the resolution of this kind of conflicts for DVB-T2 LDPC decoders. Unlike the previous resolutions, we directly implement the layered algorithm without modifying the parity-check matrices (PCM) or the decoding algorithm. DVB-T2 LDPC decoder architecture is also proposed in this paper with two new techniques which guarantee conflict-free layered decoding. The PCM Rearrange technique reduces the number of conflicts and eliminates all of data dependency problems between layers to ensure high pipeline efficiency. The Layer Division technique deals with all remaining conflicts with a well-designed decoding schedule. Experiment results show that compared to state-of-the-art works we achieve a slight error-correcting performance gain for DVB-T2 LDPC codes.
- 一般社団法人情報処理学会の論文
- 2012-02-21
著者
-
Dajiang Zhou
The Graduate School of IPS, Waseda University, Japan
-
Dajiang Zhou
School of Information, Production and Systems, Waseda University
-
Dajiang Zhou
Waseda University
-
Xiongxin Zhao
Waseda University
-
Zhixiang Chen
Waseda University
-
Xiao Peng
Waseda University
-
Satoshi Goto
Waseda University
-
Xiongxin Zhao
School of Information, Production and Systems, Waseda University
-
Satoshi Goto
The Graduate School of IPS, Waseda University, Japan
関連論文
- A LOW-POWER AND PERFORMANCE-AWARE DVB-S2 LDPC DECODER WITH LAYERED SCHEDULING
- A high-parallelism reconfigurable permutation network for IEEE 802.11n/803.16e LDPC decoder (情報理論)
- Permutation Network for Reconfigurable LDPC Decoder Based on Banyan Network
- Implementation of LDPC decoder for 802.16e (情報理論)
- An multi-rate LDPC decoder system on FPGA (情報理論)
- Generic Permutation Network for QC-LDPC Decoder
- A 115mW 1Gbps QC-LDPC Decoder ASIC for WiMAX in 65nm CMOS
- A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip
- DVB-T2 LDPC Decoder with Perfect Conflict Resolution
- A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application
- High Profile Intra Prediction Architecture for UHD H.264 Decoder