DS-1-3 DESIGN AND IMPLEMENTATION OF SHA-1 HASH FUNCTION USING VERILOG HDL
スポンサーリンク
概要
- 論文の詳細を見る
- 一般社団法人電子情報通信学会の論文
- 2012-03-06
著者
-
Watanabe Takahiro
Graduate School Of Information Production And System Waseda University
-
Suhaili Shamsiah
Graduate School of Information, Production and System, Waseda University
-
Suhaili Shamsiah
Graduate School Of Information Production And System Waseda University
-
WATANABE TAKAHIRO
Graduate School of Environmental Studies, Tohoku University
関連論文
- Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover
- Score Sequence Pair Problems of (r_, r_, r_)-Tournaments : Determination of Realizability(Graph Algorithms,Foundations of Computer Science)
- Generation of high-density atto-second electron bunch by intense short pulse laser (特集 平成18年基礎・材料・共通部門大会)
- Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm (特集 非線形電子回路)
- RC-008 Rapid Design of a Multiprocessor System for a JPEG Decoder on FPGA
- Analysis before Starting an Access : A New Power-Efficient Instruction Fetch Mechanism
- A-3-2 A Parallel Routing Method using Virtual Boundary
- DS-1-3 DESIGN AND IMPLEMENTATION OF SHA-1 HASH FUNCTION USING VERILOG HDL
- Region-Oriented Placement Algorithm for Coarse-Grained Power-Gating FPGA Architecture
- Low Power Placement and Routing for the Coarse-Grained Power Gating FPGA Architecture
- A New Recovery Mechanism in Superscalar Microprocessors by Recovering Critical Misprediction
- A hybrid layer-multiplexing and pipeline architecture for efficient FPGA-based multilayer neural network
- A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
- A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
- Distribution of artificial radionuclides (^Ag, ^Te, ^Cs, ^Cs) in surface soils from Miyagi Prefecture, northeast Japan, following the 2011 Fukushima Dai-ichi nuclear power plant accident
- An Efficient Algorithm for 3D NoC Architecture Optimization
- An Efficient Algorithm for 3D NoC Architecture Optimization
- A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency