A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
スポンサーリンク
概要
- 論文の詳細を見る
Modern embedded processors commonly use a set-associative scheme to reduce cache misses. However, a conventional set-associative cache has its drawbacks in terms of power consumption because it has to probe all ways to reduce the access time, although only the matched way is used. The energy spent in accessing the other ways is wasted, and the percentage of such energy will increase as cache associativity increases. Previous research, such as phased caches, way prediction caches and partial tag comparison, have been proposed to reduce the power consumption of set-associative caches by optimizing the cache access mode. However, these methods are not adaptable according to the program behavior because of using a single access mode throughout the program execution. In this paper, we propose a behavior-based adaptive access-mode for set-associative caches in embedded systems, which can dynamically adjust the access modes during the program execution. First, a program is divided into several phases based on the principle of program behavior repetition. Then, an off-system pre-analysis is used to exploit the optimal access mode for each phase so that each phase employs the different optimal access mode to meet the application's demand during the program execution. Our proposed approach requires little hardware overhead and commits most workload to the software, so it is very effective for embedded processors. Simulation by using Spec 2000 shows that our proposed approach can reduce roughly 76.95% and 64.67% of power for an instruction cache and a data cache, respectively. At the same time, the performance degradation is less than 1%.
著者
-
Ding Hongfeng
Graduate School Of Information Productions And Systems Waseda University
-
Hu Yingtao
Graduate School Of Information Productions And Systems Waseda University
-
Ye Jiongyao
Graduate School Of Information Productions And Systems Waseda University
-
WATANABE TAKAHIRO
Graduate School of Environmental Studies, Tohoku University
-
Ding Hongfeng
Graduate School of Information, Production and Systems, Waseda University
関連論文
- Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover
- Score Sequence Pair Problems of (r_, r_, r_)-Tournaments : Determination of Realizability(Graph Algorithms,Foundations of Computer Science)
- Generation of high-density atto-second electron bunch by intense short pulse laser (特集 平成18年基礎・材料・共通部門大会)
- Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm (特集 非線形電子回路)
- Analysis before Starting an Access : A New Power-Efficient Instruction Fetch Mechanism
- DS-1-3 DESIGN AND IMPLEMENTATION OF SHA-1 HASH FUNCTION USING VERILOG HDL
- Region-Oriented Placement Algorithm for Coarse-Grained Power-Gating FPGA Architecture
- Low Power Placement and Routing for the Coarse-Grained Power Gating FPGA Architecture
- A New Recovery Mechanism in Superscalar Microprocessors by Recovering Critical Misprediction
- A hybrid layer-multiplexing and pipeline architecture for efficient FPGA-based multilayer neural network
- A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
- A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
- Distribution of artificial radionuclides (^Ag, ^Te, ^Cs, ^Cs) in surface soils from Miyagi Prefecture, northeast Japan, following the 2011 Fukushima Dai-ichi nuclear power plant accident
- An Efficient Algorithm for 3D NoC Architecture Optimization
- An Efficient Algorithm for 3D NoC Architecture Optimization
- A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency