Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover
スポンサーリンク
概要
- 論文の詳細を見る
Evolvable hardware (EHW) is a new research field about the use of Evolutionary Algorithms (EAs) to construct electronic systems. EHW refers in a narrow sense to use evolutionary mechanisms as the algorithmic drivers for system design, while in a general sense to the capability of the hardware system to develop and to improve itself. Genetic Algorithm (GA) is one of typical EAs. We propose optimal circuit design by using GA with parameterized uniform crossover (GApuc) and with fitness function composed of circuit complexity, power, and signal delay. Parameterized uniform crossover is much more likely to distribute its disruptive trials in an unbiased manner over larger portions of the space, then it has more exploratory power than one and two-point crossover, so we have more chances of finding better solutions. Its effectiveness is shown by experiments. From the results, we can see that the best elite fitness, the average value of fitness of the correct circuits and the number of the correct circuits of GApuc are better than that of GA with one-point crossover or two-point crossover. The best case of optimal circuits generated by GApuc is 10.18% and 6.08% better in evaluating value than that by GA with one-point crossover and two-point crossover, respectively.
- （社）電子情報通信学会の論文
- 2010-01-01
著者
-
BAO Zhiguo
Graduate School of Information, Production and Systems, Waseda University
-
WATANABE Takahiro
Graduate School of Information, Production and Systems, Waseda University
-
Bao Zhiguo
Graduate School Of Information Production And Systems Waseda Univ.
-
Watanabe Takahiro
Graduate School Of Information Production And Systems Waseda Univ.
-
Watanabe Takahiro
Graduate School Of Information Production And System Waseda University
-
WATANABE TAKAHIRO
Graduate School of Environmental Studies, Tohoku University
関連論文
- Buying and Selling Stocks of Multi Brands Using Genetic Network Programming with Control Nodes
- Circuit Design Optimization Using Genetic Algorithm with Parameterized Uniform Crossover
- Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm (特集 非線形電子回路)
- Score Sequence Pair Problems of (r_, r_, r_)-Tournaments : Determination of Realizability(Graph Algorithms,Foundations of Computer Science)
- Generation of high-density atto-second electron bunch by intense short pulse laser (特集 平成18年基礎・材料・共通部門大会)
- Mixed Constrained Image Filter Design for Salt-and-Pepper Noise Reduction Using Genetic Algorithm (特集 非線形電子回路)
- RC-008 Rapid Design of a Multiprocessor System for a JPEG Decoder on FPGA
- Analysis before Starting an Access : A New Power-Efficient Instruction Fetch Mechanism
- A-3-2 A Parallel Routing Method using Virtual Boundary
- DS-1-3 DESIGN AND IMPLEMENTATION OF SHA-1 HASH FUNCTION USING VERILOG HDL
- Region-Oriented Placement Algorithm for Coarse-Grained Power-Gating FPGA Architecture
- Low Power Placement and Routing for the Coarse-Grained Power Gating FPGA Architecture
- A New Recovery Mechanism in Superscalar Microprocessors by Recovering Critical Misprediction
- A hybrid layer-multiplexing and pipeline architecture for efficient FPGA-based multilayer neural network
- A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
- A Behavior-based Adaptive Access-mode for Low-power Set-associative Caches in Embedded Systems
- Distribution of artificial radionuclides (^Ag, ^Te, ^Cs, ^Cs) in surface soils from Miyagi Prefecture, northeast Japan, following the 2011 Fukushima Dai-ichi nuclear power plant accident
- An Efficient Algorithm for 3D NoC Architecture Optimization
- An Efficient Algorithm for 3D NoC Architecture Optimization
- A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency