Achieving Effective Fault Tolerance in FU array by Adding AVF Awareness
スポンサーリンク
概要
- 論文の詳細を見る
Fault-tolerance now plays an important role to cover the increasing soft/hard error rates in electronic devices along the advances of process technologies. Error detection with negligible performance impedance and low hardware overhead is accordingly a main concern to keep efficient high dependability. In this paper, a fault-tolerable FU array is proposed with the awareness of architectural vulnerable factor (AVFs). Specifically, we designed a method to help fast locate the erroneous execution in FU array by effectively checking the most vulnerable branches of the data path. It can be further applied to detect multi-site faults or to reduce less important redundancy.
- 2012-03-20
著者
-
Jun Yao
Nara Institute of Science and Technology
-
Yasuhiko Nakashima
Nara Institute of Science and Technology
-
Jun Yao
Nara Institute Of Science & Technology
-
Tanvir Ahmed
Nara Institute Of Science & Technology
-
Yasuhiko Nakashima
Nara Institute Of Science & Technology
関連論文
- A Light Bypass Network Design for Cascading ALU Executions
- Exploiting Efficiency of Redundant Executions on an FU Array
- Achieving Effective Fault Tolerance in FU array by Adding AVF Awareness
- 演算器アレイにおける冗長化オーバヘッドの少ない高信頼化手法の提案
- Achieving Near-Optimal Dependability with Minimal Hardware Costs in an FU Array Processor by Soft Error Rate Monitoring
- Comparison of emulation oriented 8-bit ISA with 6502 ISA for an ARM emulator
- An Asynchronous Commit DMR Architecture for Aggressive Low-Power Fault Toleration