A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
スポンサーリンク
概要
- 論文の詳細を見る
A 4th-order active G_m-RC bandpass filter (BPF) with 60MHz center frequency is proposed for the replacement of an off-chip SAW filter toward applications of various analog/digital TV tuner ICs. The 4th-order BPF consists of the cascade of 2nd-order active G_m-RC BPF biquads, a digital w_u/RC tuning circuit, and an analog G_m adjusting circuit. One 2-stage Miller-compensated operational transconductance amplifier (OTA) is used in the 2nd-order active G_m-RC BPF biquad, and its power consumption is minimized through a design optimization sequence based on a g_m/I_D lookup table methodology. Simulation results of the 4th-order active G_m-RC BPF in a 90nm CMOS present the power consumption as low as 2.7mW.
- 2010-08-19
著者
-
Masui Shoichi
Tohoku University, Research Institute of Electrical Communication
-
Shi Jingbo
Tohoku University Research Institute Of Electrical Communication
-
Kashimura Toru
Tohoku University Research Institute Of Electrical Communication
-
Konishi Takayuki
Tohoku University, Research Institute of Electrical Communication
-
Masui Shoichi
Tohoku University Research Institute Of Electrical Communication
-
Masui Shoichi
Tohoku Univ. Sendai‐shi Jpn
-
Konishi Takayuki
Tohoku University Research Institute Of Electrical Communication
-
Konishi Takayuki
Tohoku Univ. Sendai‐shi Jpn
関連論文
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
- A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
- A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
- Design of Complex BPF with Automatic Digital Tuning Circuit for Low-IF Receivers
- Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm(Digital, Low-Power LSI and Low-Power IP)
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
- Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using g_m/I_D Lookup Table
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL
- Loop Design Optimization of Fourth-Order Fractional-N PLL Frequency Synthesizers