Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using g_m/I_D Lookup Table

スポンサーリンク

概要

• 論文の詳細を見る

• We propose a design optimization flow for a high-speed and low-power operational transconductance amplifier (OTA) using a gm/ID lookup table design methodology in scaled CMOS. This methodology advantages from using gm/ID as a primary design parameter to consider all operation regions including strong, moderate, and weak inversion regions, and enables the lowest power design. SPICE-based lookup table approach is employed to optimize the operation region specified by the gm/ID with sufficient accuracy for short-channel transistors. The optimized design flow features 1) a proposal of the worst-case design scenario for specification and gm/ID lookup table generations from worst-case SPICE simulations, 2) an optimization procedure accomplished by the combination of analytical and simulation-based approaches in order to eliminate tweaking of circuit parameters, and 3) an additional use of gm/ID subplots to take second-order effects into account. A gain-boosted folded-cascode OTA for a switched capacitor circuit is adopted as a target topology to explore the effectiveness of the proposed design methodology for a circuit with complex topology. Analytical expressions of the gain-boosted folded-cascode OTA in terms of DC gain, frequency response and output noise are presented, and detailed optimization of gm/IDs as well as circuit parameters are illustrated. The optimization flow is verified for the application to a residue amplifier in a 10-bit 125MS/s pipeline A/D converter implemented in a 0.18µm CMOS technology. The optimized circuit satisfies the required specification for all corner simulations without additional tweaking of circuit parameters. We finally explore the possibility of applying this design methodology as a technology migration tool, and illustrate the failure analysis by comparing the differences in the gm/ID characteristics.

• 2011-03-01

著者

• Masui Shoichi

  Tohoku University

• Masui Shoichi

  Tohoku Univ. Sendai‐shi Jpn

• Lee Jun

  Tohoku University

• Murmann Boris

  Stanford Univ. Ca Usa

• Konishi Takayuki

  Tohoku Univ. Sendai‐shi Jpn

• Konishi Takayuki

  Tohoku University

• INAZU Kenji

  Tohoku University

• NATSUI Masanori

  Tohoku University

• Murmann Boris

  Stanford University

関連論文

• Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
• Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
• A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
• A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
• Design of Complex BPF with Automatic Digital Tuning Circuit for Low-IF Receivers
• Trends in Low-Power, Digitally Assisted A/D Conversion
• Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm(Digital, Low-Power LSI and Low-Power IP)
• Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
• Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using g_m/I_D Lookup Table
• Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL
• Loop Design Optimization of Fourth-Order Fractional-N PLL Frequency Synthesizers

もっと見る 閉じる

スポンサーリンク