Design of Complex BPF with Automatic Digital Tuning Circuit for Low-IF Receivers
スポンサーリンク
概要
- 論文の詳細を見る
- 2009-10-01
著者
-
Masui Shoichi
Tohoku University, Research Institute of Electrical Communication
-
Kondo Hideaki
Fujitsu Microelectronics Solutions
-
SAWADA Masaru
Fujitsu Microelectronics Solutions
-
MURAKAMI Norio
Fujitsu Microelectronics Solutions
-
Masui Shoichi
Tohoku University
-
Masui Shoichi
Tohoku Univ. Sendai‐shi Jpn
関連論文
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
- A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
- A 2.7mW 4th-Order Active G_m-RC Bandpass Filter with 60MHz Center Frequency and Digital/Analog Tuning Techniques
- Design of Complex BPF with Automatic Digital Tuning Circuit for Low-IF Receivers
- Design Optimization of a High-Speed, Area-Efficient and Low-Power Montgomery Modular Multiplier for RSA Algorithm(Digital, Low-Power LSI and Low-Power IP)
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N Frequency Synthesizers
- Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using g_m/I_D Lookup Table
- Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL
- Loop Design Optimization of Fourth-Order Fractional-N PLL Frequency Synthesizers