Vertical Organic Field Effect Transistors with an Additional Gate Insulation Structure between Active Layer and Gate Electrode(Session 3A : Emerging Device Technology 2)
スポンサーリンク
概要
- 論文の詳細を見る
We have made vertical organic field effect transistors which have an additional gate insulation structure on the sidewall of the gate electrodes, to reduce the gate leakage current. The gate insulation structure has been produced by oxidizing the surface of the gate electrode metals. The oxygen plasma has been used to oxidize the gate electrode surface. Associated with other insulation layers on and under the gate electrodes, the gate electrodes can be perfectly separated from the active layers including organic semiconducting materials. The devices with this structure showed basic transistor characteristics with reduced gate leakage current level.
- 社団法人電子情報通信学会の論文
- 2010-06-23
著者
-
JEONG Jaewook
Department of Electrical Engineering and Computer Science, Seoul National University
-
Kim Donghyun
Department Of Electrical Engineering And Computer Science Seoul National University
-
Kim Donghyun
Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te
-
Jeong Jaewook
Department Of Electrical Engineering And Computer Science Seoul National University
-
Hong Yongtaek
Department Of Electrical Engineering And Computer Science Seoul National University
-
KIM Donghyun
Department of Chemistry, Hanyang University
関連論文
- All-Inkjet-Printed Organic Thin-Film Transistors with Silver Gate, Source/Drain Electrodes
- An Efficient Fragment Processing Technique in A-Buffer Implementation
- Frequency Performance Optimization of Flexible Pentacene Rectifier by Varying the Thickness of Active Layer
- Meyer–Neldel Rule and Extraction of Density of States in Amorphous Indium–Gallium–Zinc-Oxide Thin-Film Transistor by Considering Surface Band Bending
- Technical Issues and Applications of Printed Thin-Film Devices(Session3: Emerging Devices I)
- Technical Issues and Applications of Printed Thin-Film Devices(Session3: Emerging Devices I)
- Evaluating Strained/Relaxed-Ge, Strained-Si, Strained-SiGe For Future Nanoscale p-MOSFETs
- An Efficient Fragment Processing Technique in A-Buffer Implementation (Computer Graphics)
- Vertical Organic Field Effect Transistors with an Additional Gate Insulation Structure between Active Layer and Gate Electrode(Session 3A : Emerging Device Technology 2)
- Vertical Organic Field Effect Transistors with an Additional Gate Insulation Structure between Active Layer and Gate Electrode(Session 3A : Emerging Device Technology 2)
- Direct Polymerization of Poly(acrylic acid) on a Silicon-wafer Surface