An Efficient Fragment Processing Technique in A-Buffer Implementation (Computer Graphics)

スポンサーリンク

概要

• 論文の詳細を見る

• In this paper, a fragment-processing solution in 3D graphics rendering algorithms based on fragment lists (i.e. A-buffer) for minimizing loss of image quality is described. While all fragment information should be preserved for exact hidden surface removal, this places additional strain on hardware in terms of silicon gates and clock cycles. Therefore, we propose a fragment processing technique that can effectively merge fragments in order to decrease the depth of fragment lists. It renders scenes quite accurately even in the case when three fragments intersect each other. This algorithm improves hardware acceleration without deteriorating image quality.

• 社団法人電子情報通信学会の論文
• 2004-01-01

著者

• Kim Lee-sup

  Department Of Electrical Engineering And Computer Science Korea Advanced Instituteof Science And Tec

• Kim Lee-sup

  Department Of Eecs Kaist

• Kim Donghyun

  Department Of Electrical Engineering And Computer Science Korea Advanced Instituteof Science And Tec

• Kim Donghyun

  Department Of Electrical Engineering And Computer Science Korea Advanced Institute Of Science And Te

• KIM Donghyun

  Department of Chemistry, Hanyang University

関連論文

• Binary Motion Estimation with Hybrid Distortion Measure(Image Processing and Video Processing)
• An Efficient Fragment Processing Technique in A-Buffer Implementation
• Adaptive Tessellation of PN Triangles Using Minimum-Artifact Edge Linking(Computer Graphics)
• Efficient Edge Function Based Anisotropic Texture Filtering(Computer Graphics)
• Evaluating Strained/Relaxed-Ge, Strained-Si, Strained-SiGe For Future Nanoscale p-MOSFETs
• An Efficient Fragment Processing Technique in A-Buffer Implementation (Computer Graphics)
• Vertical Organic Field Effect Transistors with an Additional Gate Insulation Structure between Active Layer and Gate Electrode(Session 3A : Emerging Device Technology 2)
• Vertical Organic Field Effect Transistors with an Additional Gate Insulation Structure between Active Layer and Gate Electrode(Session 3A : Emerging Device Technology 2)
• Direct Polymerization of Poly(acrylic acid) on a Silicon-wafer Surface

スポンサーリンク