An efficient middle-level framework for quantum circuit simulation on multiple simulator platforms (コンピュータシステム)
スポンサーリンク
概要
- 論文の詳細を見る
Simulating of quantum computers is hard task for any classical computer. Even though multiple simulation libraries have been developed, still non of them has shown to be superior to others in all cases. We propose Yayoi framework which is capable to communicate with different libraries and devices. Yayoi can also preprocess the simulatable circuit for example improving distributability or parallelizability. Our framework is highly modular providing multiple APIs for experts on different fields to demonstrate new ways to improve matrix based simulations.
- 社団法人電子情報通信学会の論文
- 2009-07-28
著者
-
NAKASHIMA Yasuhiko
Graduate School of Information Science, Nara Institute of Science and Technology
-
NAKASHIMA YASUHIKO
Nara Institute of Science and Technology
-
Nakada Takashi
Nara Inst. Of Sci. And Technol. Nara Jpn
-
Yamashita Shigeru
Nara Inst. Sci. And Technol. Ikoma‐shi Jpn
-
Nakanishi Masaki
Nara Inst. Sci. And Technol. Ikoma‐shi Jpn
-
VIKMAN Antti
Nara Institute of Science and Technology
-
NAKANISHI Masaki
Yamagata University
-
YAMASHITA Shigeru
Ritsumeikan University
関連論文
- An Efficient Analysis of Worst Case Flush Timings for Branch Predictors(Processor Architecture)
- An Instruction Mapping Scheme for FU Array Accelerator
- An Efficient Analysis of Worst Case Flush Timings for Branch Predictors
- An Efficient Analysis of Worst Case Flush Timings for Branch Predictors
- An EDP Study on the Optimal Pipeline Depth for Pipeline Stage Unification Adoption
- A Light Bypass Network Design for Cascading ALU Executions
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection
- Dynamic Control Mechanisms for Pipeline Stage Unification Based on Program Phase Detection(集積回路技術とアーキテクチャ技術の協調・融合へ向けた,プロセッサ,並列処理,システムLSIアーキテクチャ及び一般)
- ReVolver/C40 : A Scalable Parallel Computer for Volume Rendering-Design and Implementation-(Development of Advanced Computer Systems)
- Bit Length Optimization of Fractional Part on Floating to Fixed Point Conversion for High-Level Synthesis(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
- Look Up Table Compaction Based on Folding of Logic Functions(Special Section on VLSI Design and CAD Algorithms)
- Robust Quantum Algorithms Computing OR with ε-Biased Oracles(Quantum Computing,Foundations of Computer Science)
- Parallel Cloth Simulation with Adaptive Mesh Refinement and Coarsening Using OpenMP on Fujitsu HPC2500(Parallel Processing Applications)
- Bit-Length Optimization Method for High-Level Synthesis Based on Non-linear Programming Technique(System Level Design,VLSI Design and CAD Algorithms)
- Quantum Biased Oracles (特集:量子計算と量子情報)
- DDMF : An Efficient Decision Diagram Structure for Design Verification of Quantum Circuits under a Practical Restriction
- An Efficient and Effective Algorithm for Online Task Placement with I/O Communications in Partially Reconfigurable FPGAs(System Level Design,VLSI Design and CAD Algorithms)
- Quantum versus Classical Pushdown Automata in Exact Computation (特集:量子計算と量子情報)
- An efficient middle-level framework for quantum circuit simulation on multiple simulator platforms (コンピュータシステム)
- SPFD-Based Flexible Transformation of LUT-Based FPGA Circuits(VLSI Design Technology and CAD)
- Automatic Generation of Java-Based, Database-Independent Query API
- Automatic Generation of Java-Based, Database-Independent Query API
- Secure Processor Architecture for High-Speed Verification of Memory Integrity
- Automata with Quantum and Classical Resources (特集:量子計算と量子情報)
- Quantum Walks on the Line with Phase Parameters
- Symbolic Discord Computation for Efficient Analysis of Message Sequence Charts
- Tensor Rank and Strong Quantum Nondeterminism in Multiparty Communication
- Clique-Based Architectural Synthesis of Flow-Based Microfluidic Biochips
- Quantum Biased Oracles
- Quantum versus Classical Pushdown Automata in Exact Computation
- Quantum Biased Oracles