Secure Processor Architecture for High-Speed Verification of Memory Integrity

スポンサーリンク

概要

• 論文の詳細を見る

• This paper proposes a processor-integrated approach to verify the data integrity of external memory. Present processors always trust the data in off-chip memory without question. However, assuring the data integrity of external memory will be one of the important basic technologies in secure computing environments in the future. A processor with the proposed mechanism can guarantee the integrity against memory corruption even when running malicious software (e.g., computer viruses, corrupted untrusted operating systems) or when subject to physical attacks. Many software verification methods have been proposed. However, those methods have limitations in speed and security in comparison with hardware-integrated approaches. A processor architecture that uses an "Incremental Multiset Hash Function" has also been proposed by G.E. Shu et al. However it degrades the processor speed due to its heavy use of hash operations. Our architecture achieves high-speed verification of memory integrity using a hardware accelerator that monitors the behavior of memory accesses. By using a complicated but computationally lightweight scheme to count memory accesses, the architectures can use Rijndael symmetric key cryptography, which is a superset of AES and has fast implementations, instead of a computationally expensive hash function. That contributes to high-speed operation of integrity verification. The speed was evaluated by using SimpleScalar. The instructions per cycle of our architecture were consistently better than in previous approaches, and improved by 60% for high cache miss rates.

• 一般社団法人情報処理学会の論文
• 2006-11-28

著者

• YAMASHITA SHIGERU

  Nara Institute of Science and Technology

• Yamashita Shigeru

  Nara Inst. Sci. And Technol. Ikoma‐shi Jpn

• Nakanishi Masaki

  Nara Inst. Sci. And Technol. Ikoma‐shi Jpn

• OKAZAKI ATSUYA

  IBM Research, Tokyo Research Laboratory

• Okazaki Atsuya

  Ibm Research Tokyo Research Laboratory

関連論文

• Bit Length Optimization of Fractional Part on Floating to Fixed Point Conversion for High-Level Synthesis(Logic and High Synthesis)(VLSI Design and CAD Algorithms)
• Look Up Table Compaction Based on Folding of Logic Functions(Special Section on VLSI Design and CAD Algorithms)
• Robust Quantum Algorithms Computing OR with ε-Biased Oracles(Quantum Computing,Foundations of Computer Science)
• Bit-Length Optimization Method for High-Level Synthesis Based on Non-linear Programming Technique(System Level Design,VLSI Design and CAD Algorithms)
• Quantum Biased Oracles (特集:量子計算と量子情報)
• DDMF : An Efficient Decision Diagram Structure for Design Verification of Quantum Circuits under a Practical Restriction
• An Efficient and Effective Algorithm for Online Task Placement with I/O Communications in Partially Reconfigurable FPGAs(System Level Design,VLSI Design and CAD Algorithms)
• Quantum versus Classical Pushdown Automata in Exact Computation (特集:量子計算と量子情報)
• An efficient middle-level framework for quantum circuit simulation on multiple simulator platforms (コンピュータシステム)
• SPFD-Based Flexible Transformation of LUT-Based FPGA Circuits(VLSI Design Technology and CAD)
• Automatic Generation of Java-Based, Database-Independent Query API
• Automatic Generation of Java-Based, Database-Independent Query API
• Secure Processor Architecture for High-Speed Verification of Memory Integrity
• Performance analysis on optically-enabled SMP servers (ハイパフォーマンスコンピューティング・2007年並列/分散/協調処理に関する『旭川』サマー・ワークショップ(SWoPP旭川2007)--研究会・連続同時開催)
• Automata with Quantum and Classical Resources (特集:量子計算と量子情報)
• Quantum Walks on the Line with Phase Parameters
• Quantum Biased Oracles
• Quantum versus Classical Pushdown Automata in Exact Computation
• Quantum Biased Oracles

もっと見る 閉じる

スポンサーリンク