A Fully Integrated Current-Steering 10-b CMOS D/A Converter with On-Chip Terminated Resistors(Integrated Electronics)
スポンサーリンク
概要
- 論文の詳細を見る
A fully integrated current-steering 10-b CMOS Digital-to-Analog Converter with on-chip terminated resistors is presented. In order to improve the device-mismatching problem of internal termination resistors, a self-calibrated current bias circuit is designed. With the self-calibrated current bias circuit, the gain error of the output voltage swing is reduced within 0.5%. For the purpose of reducing glitch noises, furthermore, a novel current switch based on a deglitching circuit is proposed. The prototype circuit has been fabricated with a 3 V 0.35μm 2-poly 3-metal CMOS technology, and it occupies 1350μm × 750μm silicon area with 45 mW power consumption. The measured INL and DNL are within 0.5LSB, respectively. The measured SFDR is about 65 dB, when an input signal is about 8 MHz at 100 MHz clock frequency.
- 一般社団法人電子情報通信学会の論文
- 2004-12-01
著者
-
Song Minkyu
Dept. Of Semiconductor Sci. Dongguk Univ.
-
Hwang Sanghoon
Dept. Of Semiconductor Sci. Dongguk Univ.
関連論文
- DESIGN OF A NOVEL LOGARITHMIC AMPLIFIER WITH A TWO-STEP LINEAR LIMIITING TECHNIQUE
- DESIGN OF A NOVEL LOGARITHMIC AMPLIFIER WITH A TWO-STEP LINEAR LIMIITING TECHNIQUE
- AN 8-BIT 500MSPS CMOS A/D CONVERTER WITH A NOVEL ANALOG DYNAMIC LATCH(Session B2 Si Circuits)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- AN 8-BIT 500MSPS CMOS A/D CONVERTER WITH A NOVEL ANALOG DYNAMIC LATCH(Session B2 Si Circuits)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- DESIGN OF A 3V 6-BIT 900MSPS CMOS A/D CONVERTER WITH AN IMPROVED DYNAMIC LATCH
- C-12-25 A 3V 6-b 700MSPS CMOS A/D Converter with an Improved Dynamic Latch
- DESIGN OF A 3V 6-BIT 900MSPS CMOS A/D CONVERTER WITH AN IMPROVED DYNAMIC LATCH
- A Fully Integrated Current-Steering 10-b CMOS D/A Converter with On-Chip Terminated Resistors(Integrated Electronics)