A Fast Switching Low Phase Noise CMOS Frequency Synthesizer with a New Coarse Tuning Method for PHS Applications (Integrated Electronics)

概要

論文の詳細を見る
This paper presents a fast switching CMOS frequency synthesizer with a new coarse tuning method for PHS applications. To achieve the fast lock-time and the low phase noise performance, an efficient bandwidth control scheme is proposed. To change the bandwidth, the charge pump current and the loop filter zero resistor should be changed. Charge pump up/down current mismatches are compensated with the current mismatch compensation block. The proposed coarse tuning method selects the optimal tuning capacitances of the LC-VCO to optimize the phase noise and the lock-time. The measured lock-time is about 20μs and the phase noise is-121dBc/√<Hz> at 600 kHz offset. This chip is fabricated with 0.25μm CMOS technology, and the die area is 0.7mm×2.1mm. The power consumption is 54mW at 2.7V supply voltage.
社団法人電子情報通信学会の論文