Void-Free Bonded SOI Substrates for High-Voltage, High-Current Vertical DMOS-Type Power ICs

スポンサーリンク

概要

論文の詳細を見る
1995-02-28

著者

関連論文

Partially Bonded SOI Substrates for Intelligent Power ICs
Void-Free Bonded SOI Substrates for High-Voltage, High-Current Vertical DMOS-Type Power ICs
Lateral Diffusion Distance Measurement of 40-80 nm Junctions by Etching/TEM-Electron Energy Loss Spectroscopy Method
Two-Dimensional Dopant Profiling of nMOSFETs with Shallow-Extensions Using Electrochemical Etching Technique
Partially Bonded Silicon on Insulator Substrates for Intelligent Power ICs

スポンサーリンク