Lateral Diffusion Distance Measurement of 40-80 nm Junctions by Etching/TEM-Electron Energy Loss Spectroscopy Method
スポンサーリンク
概要
- 論文の詳細を見る
A new technique to measure the lateral diffusion distance of boron has been developed by wet-etching combined with TEM and Electron Energy Loss Spectroscopy (TEM-EELS). The position at a dopant concentration of 5×10^<18> cm^<-3> can be correctly delineated with a spatial resolution of less than 5 nm. This technique is based on the fact that the gradient of the etched surface changes discontinuously at a dopant concentration of 5×10^<18> cm^<-3>. This characteristic appeared for all carrier profiles as long as the etching time was sufficiently long. Etching time optimization is needed because an incubation time exists before the etching starts and because the incubation time depends on carrier distribution. Thickness distribution after the etching is measured by TEM-EELS which enables a high spatial resolution measurement. The lateral diffusion distance at the pn junction measured by this technique was about 0.6 times of the vertical diffusion distance for 40-80 nm junctions. These results were compared with those obtained by an electrical C-V measurement, and were consistent.
- 社団法人応用物理学会の論文
- 1999-04-30
著者
-
Toda Takeshi
Ulsi Device Development Laboratories Nec Corporation
-
Saito Shuichi
Ulsi Device Development Laboratories Nec Corporation
-
Mineji A
Nec Electronics Corp. Kanagawa Jpn
-
SHISHIGUCHI Seiichi
ULSI Device Development Division, NEC Corporation
-
KUNIMUNE Yorinobu
ULSI Device Development Division, NEC Corporation
-
NISHIO Naoharu
ULSI Device Development Laboratories, NEC Corporation
-
KODAMA Noriyuki
ULSI Device Development Laboratories, NEC Corporation
-
KIKUCHI Hiroaki
ULSI Device Development Laboratories, NEC Corporation
-
MINEJI Akira
ULSI Device Development Laboratories, NEC Corporation
-
Kunimune Y
Nec Corp. Kanagawa Jpn
-
Kunimune Yorinobu
Ulsi Device Development Division Nec Corporation
-
Shishiguchi S
Assoc. Of Super‐advanced Electronics Technol. (aset) Kanagawa Jpn
-
Kikuchi Hiroaki
Ulsi Device Development Laboratory Nec Corporation
-
Kodama Noriyuki
Ulsi Device Development Laboratories Nec Corporation
-
Nishio Naoharu
Ulsi Device Development Laboratory Nec Corporation
-
Kikuchi Hiroaki
Ulsi Device Development Laboratories Nec Corporation
関連論文
- Partially Bonded SOI Substrates for Intelligent Power ICs
- Void-Free Bonded SOI Substrates for High-Voltage, High-Current Vertical DMOS-Type Power ICs
- Ultra Shallow Junction Formation with High Process Controllability Using Optimized Rapid Thermal Anneal Process
- Dual Damascene Interconnect Technology for 130-nm-node Complementary Metal-Oxide-Semiconductor Devices Using Ladder-Oxide Film
- Silicon Surface Imperfection Probed with a Novel X-Ray Diffraction Technique and Its Influence on the Reliability of Thermally Grown Silicon Oxide
- Lateral Diffusion Distance Measurement of 40-80 nm Junctions by Etching/TEM-Electron Energy Loss Spectroscopy Method
- Two-Dimensional Dopant Profiling of nMOSFETs with Shallow-Extensions Using Electrochemical Etching Technique
- Suppression of Titanium Disilicide Formation on Heavily Arsenic-Doped Silicon Substrate
- Partially Bonded Silicon on Insulator Substrates for Intelligent Power ICs