Low Voltage High-Speed CMOS Square-Law Composite Transistor Cell (Special Section on Analog Circuit Techniques and Related Topics)
スポンサーリンク
概要
- 論文の詳細を見る
A new low voltage high-speed CMOS composite transistor is presented. It lowers supply voltage down to |V_t|+2V_<ds,sat> and considerably extends input voltage operating range and achieves high speed operation. As an application example, it is used in the design of a high-speed four quadrant analog multiplier. Simulations results using MOSIS 2μm N-well process with a 3 V supply are given.
- 社団法人電子情報通信学会の論文
- 1999-02-25
著者
-
HWANG Changku
MIPS Processor Division, PMC-Sierra Inc.
-
Hyogo A
Tokyo Univ. Sci. Noda‐shi Jpn
-
Hyogo Akira
Department Of Electrical Engineering Faculty Of Science And Technology Science University Of Tokyo
-
Hyogo Akira
The Faculty Of Science And Technology Science University Of Tokyo
-
Sekine K
Tokyo Univ. Sci. Noda‐shi Jpn
-
Sekine Keitaro
Department Of Electrical Engineering Faculty Of Science And Technology Science University Of Tokyo
-
Sekine Keitaro
The Faculty Of Science And Technology Science University Of Tokyo
-
Kim H‐s
Soongsil Univ. Seoul Kor
-
Ismail M
Ohio State Univ. Usa
-
Hwang C
Micrys Inc.:(present Address) Research & Development Division Hitachi America Ltd.
-
HWANG Changku
Micrys, Inc.
-
KIM Hong-sun
Solid-State Microelectronics Laboratory, Department of Electrical Engineering, The Ohio State Univer
-
ISMAIL Mohammed
Solid-State Microelectronics Laboratory, Department of Electrical Engineering, The Ohio State Univer
-
Kim Hong-sun
Solid-state Microelectronics Laboratory Department Of Electrical Engineering The Ohio State Universi
関連論文
- Low Supply Voltage and Low-Power 1-GHz PLL Frequency Synthesizer for Mobile Terminals(Regular Section)
- Low Voltage/Low Power CMOS VCO (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa)
- FOREWORD
- Low Voltage High-Speed CMOS Square-Law Composite Transistor Cell (Special Section on Analog Circuit Techniques and Related Topics)
- LV CMOS Analog VLSI Composite Cell Design and its Application to High Speed Multiplier
- Low Voltage Low Power Class AB OTA and V-I Converter
- LV/LP CMOS Square-Law Composite Transistors for Analog VLSI Applications
- A Single-Ended-Input Fully-Balanced-Output CMOS Circuit
- A Current-to-Frequency Converter for Switched-Current Circuits (Srecial Section on Analong Circuit Tectningues in the Digital-oriented Era)
- A Current-to-Frequency Converter Using Switched-Current Circuits
- A Phase Compensation Technique without Capacitors for the CMOS Circuit with a Very Low Impedance Terminal(Special Section on Analog Circuit Techniques and Related Topics)
- A Very High Output Impedance Tail Current Source for Low Voltage Applications(Special Section on Analog Circuit Techniques and Related Topics)
- A Novel CMOS Analog Square Circuit Free from Mobility Reduction and Body Effect
- A CMOS Analog Multiplier Free from Mobility Reduction and Body Effect (Special Section on Analog Circuit Techniques and Related Topics)
- A Design Technique of the CMOS Circuit with a Very Low Impedance Terminal for Stability
- A Low Power Dissipation Technique for a Low Voltage OTA (Srecial Section on Analong Circuit Tectningues in the Digital-oriented Era)
- Low Power Dissipation Technique for OTA
- A Method to Improve CMRR for CMOS Operational Amplifier by Using Feedforward Technique (Special Section on Analog Circuit Techniques for System-on-Chip Integration)
- A Design for Low-Voltage Switched-Opamp with ON-Phase High Open-Loop Gain and OFF-Phase High-Output Impedance(Analog Circuit and Device Technologies)