The Improvement in Performance-Driven Analog LSI Layout System LIBRA (Special Section on VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
The paper presents the improvement of our new approach to optimize the process parameter variation, device heat and wire parasitics for analog LSI design by explicitly incorporating various performance estimations into objective functions for placement and routing. To minimize these objective functions, the placement by the simulated annealing method, and maze routing are effectively modified with the performance estimation. The improvement results in the excellent performance driven layout for the large size of analog LSIs.
- 社団法人電子情報通信学会の論文
- 1993-10-25
著者
-
Kurosawa N
Molecular Glycobiology Frontier Research Program The Institute Of Physical And Chemical Research (ri
-
Ohtsuka Tomohiko
The Faculty Of Engineering Tokyo Institute Of Technology
-
Kurosawa Nobuyuki
Molecular Glycobiology Frontier Research Program The Institute Of Physical And Chemical Research (ri
-
Kurosawa Nobuyuki
The Faculty Of Engineering Tokyo Institute Of Technology
-
Kunieda Hiroaki
the Faculty of Engineering, Tokyo Institute of Technology
-
Kunieda Hiroaki
The Faculty Of Engineering Tokyo Institute Of Technology
関連論文
- Genomic Organization and Transcriptional Regulation of the Mouse GD3 Synthase Gene (ST8Sia I): Comparison of Genomic Organization of the Mouse Sialyltransferase Genes^1
- Molecular Cloning and Genomic Analysis of Mouse GalNAc α2, 6 - Sialyltransferase (ST6GalNAc I)
- Comparative Analysis of the Genomic Structures and Promoter Activities of Mouse Siaα2,3Galβ1,3GalNAc GalNAcα2,6-Sialyltransferase Genes (ST6GalNAc III and IV): Characterization of Their Sp1 Binding Sites^1
- The Improvement in Performance-Driven Analog LSI Layout System LIBRA (Special Section on VLSI Design and CAD Algorithms)
- Sterol 14-Demethylase P450 (P45014DM) Is One of the Most Ancient and Conserved P450 Species
- Minimum Length of Homology Arms Required for Effective Red/ET Recombination
- Modularization and Processor Placement for DSP Neo-Systolic Array (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
- Parallel Processing Architecture Design for Two-Dimensional Image Processing Using Spatial Expansion of the Signal Flow Graph (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
- RHINE: Reconfigurable Multiprocessor System for Video CODEC (Special Section on JTC-CSCC '92)
- Space Partitioning Image Processing Technique for Parallel Recursive Half Toning
- A Cost-Effective Network for Very Large ATM Cross-Connects : The Delta Network with Expanded Middle Stages (Special Issue on Distributed Architecture for Next Generation Communication Networks)