A Cost-Effective Network for Very Large ATM Cross-Connects : The Delta Network with Expanded Middle Stages (Special Issue on Distributed Architecture for Next Generation Communication Networks)

スポンサーリンク

概要

• 論文の詳細を見る

• This paper presents a cost-effective network for very large ATM cross-connects. In order to develop it, we propose the delta network with expanded middle stages. This proposed network is the intermediate network between a nonblocking network and the delta network [1] with respect to the cost of hardware and internal blocking probability. Using this network, we explore the tradeoff between the cost and internal blocking probability, and derive the optimum configuration under temporarily deviating traffic. Internal blocking occurs when input traffic temporarily deviates from its average value. However, we cannot evaluate the internal blocking probability by using conventional traffic models. In this paper, we adopt temporarily deviating traffic such that all traffic is described as the superposition of the paths which are defined by traffic parameters. As can easily be seen, the path corresponds to virtual path (VP) or virtual channel (VC). Therefore, we believe that our model describes actual traffic more exactly than conventional models do. We show that the optimum configuration is the proposed network whose expansion ratio γ=3 when the maximum number of paths that can be accommodated in one link is greater than 22. This network achieves the internal blocking probability of 10^<-10>. As an example of this network, we show that the proposed network of size 72 × 72 is constructed with only 40 of the hardware required by the nonblocking network.

• 一般社団法人電子情報通信学会の論文
• 1994-11-25

著者

• Kunieda Hiroaki

  The Faculty Of Engineering Tokyo Institute Of Technology

• Shimizu Takashi

  The Faculty Of Engineering Tokyo Institute Of Technology

関連論文

• The Improvement in Performance-Driven Analog LSI Layout System LIBRA (Special Section on VLSI Design and CAD Algorithms)
• Modularization and Processor Placement for DSP Neo-Systolic Array (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
• Parallel Processing Architecture Design for Two-Dimensional Image Processing Using Spatial Expansion of the Signal Flow Graph (Special Section on the 5th Karuizawa Workshop on Circuits and Systems)
• RHINE: Reconfigurable Multiprocessor System for Video CODEC (Special Section on JTC-CSCC '92)
• Space Partitioning Image Processing Technique for Parallel Recursive Half Toning
• A Cost-Effective Network for Very Large ATM Cross-Connects : The Delta Network with Expanded Middle Stages (Special Issue on Distributed Architecture for Next Generation Communication Networks)

スポンサーリンク