Efficient False Aggressors Pruning with Functional Correlation(Logic Synthesis)(<Special Section>VLSI Design and CAD Algorithms)
スポンサーリンク
概要
- 論文の詳細を見る
Signal integrity problem arises as one of the main issues in digital circuits manufactured by today's deep submicron technology. The coupling capacitance of neighboring lines may cause delays of circuit and it may affect the functionality of circuit. These effects are usually referred to as crosstalk. Since it requires additional design cost to fix crosstalk noise, the false aggressor nodes that cannot affect on victim node have to be eliminated. In this paper, we propose efficient heuristic algorithm that considers functional correlation for false aggressor pruning in crosstalk noise analysis. The false aggressors are detected by a path sensitization algorithm and logic implication. The efficiency of our algorithm has been verified on Benchmark circuits with a 0.18μm standard cell library. Experimental results show an average of 5.4% false aggressor detection and an average improvement of 14.6% in the accuracy of timing analysis.
- 2004-12-01
著者
-
Kim Jeongpyo
Korea Advanced Institute Of Science And Technology
-
Kim J
Department Of Computer Science Sogang University
-
Kim Juho
Department Of Computer Science Sogang University
-
LEE Hyungwoo
Department of Computer Science, Sogang University
-
Lee Hyungwoo
Department Of Computer Science Sogang University
-
Kim J
Korea Advanced Institute Of Science And Technology
関連論文
- False-Aggressors-Aware True Crosstalk Noise Analysis with Logic Correlations for Accurate Timing Analysis(Session B2 Si Circuits)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- Unified Gate Freezing, Gate Sizing and Buffer Insertion for Low Power CMOS Digital Circuit Design(Session B2 Si Circuits)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- Efficient False Aggressors Pruning with Functional Correlation(Logic Synthesis)(VLSI Design and CAD Algorithms)
- Thickness Dependent Dielectric Property of BaTiO3/SrTiO3 Artificial Lattice
- Unified Gate Freezing, Gate Sizing and Buffer Insertion for Low Power CMOS Digital Circuit Design(Session B2 Si Circuits)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- False-Aggressors-Aware True Crosstalk Noise Analysis with Logic Correlations for Accurate Timing Analysis(Session B2 Si Circuits)(2004 Asia-Pacific Workshop on Fundamentals and Application of Advanced Semiconductor Devices (AWAD 2004))
- An Efficient Software-Defined Radio Architecture for Multi-Mode WCDMA Applications(General Fundamentals and Boundaries)
- Digital Calibration Techniques for Pipelined ADCs(Analog Signal Processing)