A Minimal Modeling of Neuronal Burst-Firing Based on Bifurcation Analysis

スポンサーリンク

概要

• 論文の詳細を見る

• We propose a minimal model of neuronal burst-firing that can be considered as a modification and extention of the Bonhoeffer-van der Pol (BVP) model. By using linear stability analysis we show that one of the equilibrium points of the fast subsystem is a saddle point which divides the phase plane into two regions. In one region all phase trajectories approach a limit cycle and in the other they approach a stable equilibrium point. The slow subsystem describes a slowly varying inward current. Various types of bursting phenomena are presented by using bifurcation analysis. The simplicity of the model and the variety of firing modes are the biggest advantages of our model with obvious applications in understanding underlying mechanisms of generation of neuronal firings and modeling oscillatory neural networks.

• 社団法人電子情報通信学会の論文
• 2003-03-01

著者

• Sekine Y

  Nihon Univ. Funabashi‐shi Jpn

• Sekine Yoshifumi

  Department Of Electronic Engineering College Of Science And Technology Nihon University

• TSEROLAS Vasileios

  Graduate School of Science and Technology,Ninon University

• Tserolas Vasileios

  Graduate School Of Science And Technology Ninon University

• SEKINE Yoshifumi

  Deparement of Electronics and Computer Science,College of Science and Technology,Nihon University

関連論文

• A Consideration on Very Low Phase Noise Oscillator Circuit
• A Consideration on Numerical Processing of the Cross-Correlation Method for Extremely Low Phase Noise Measurement
• Pulse-Type Bursting Neuron Model Using Enhancement Mode MOSFETs
• Analog Hardware Implementation of a Mathematical Model of an Asynchronous Chaotic Neuron(Special Section on Analog Circuit Techniques and Relate)
• Pulse-Type Hardware Neuron Model for Future IC Design Based on the Modified BVP Equations
• Noise Reduction Approach of Range Image Using Nonlinear 2D Kalman Filter(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
• CMOS Implementation of a Multiple-Valued Memory Cell Using Λ-Shaped Negative-Resistance Devices(Selected Papers from the 16th Workshop on Circuits and Systems in Karuizawa)
• CMOS Implementation of Neuron Models for an Artificial Auditory Neural Network
• A Fundamental Consideration for Phase Noise Measurement of Extremely Low Phase Noise Oscillator
• Pulse-type hardware chaotic neuron model and its bifurcation phenomena
• A Minimal Modeling of Neuronal Burst-Firing Based on Bifurcation Analysis

もっと見る 閉じる

スポンサーリンク