Signed-Weight Arithmetic and Its Application to a Field-Programmable Digital Filter Architecture (Special Issue on Integrated Electronics and New System Paradigms)
スポンサーリンク
概要
- 論文の詳細を見る
This paper presents a new number representation called the Signed-Weight (SW) number system, which is useful for designing configurable counter-tree architectures for digital signal processing applications. The SW number system allows the unified manipulation of positive and negative numbers in arithmetic circuits by adjusting the signs assigned to individual digit positions. This makes possible the construction of highly regular arithmetic circuits without introducing irregular arithmetic operations, such as negation and sign extension in the two's complement representation. This paper also presents the design of a Field-Programmable Digital Filter (FPDF) architecture-a special-purpose FPGA architecture for high-speed FIR filtering-using the proposed SW arithmetic system.
- 社団法人電子情報通信学会の論文
- 1999-09-25
著者
-
AOKI Takafumi
Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku Un
-
HIGUCHI Tatsuo
Department of Electronics, Tohoku Institute of Technology
-
Higuchi Tatsuo
Department Of Electronic Engineering Tohoku Institute Of Technology
-
Aoki Takafumi
Department Of System Information Sciences Graduate School Of Information Sciences Tohoku University:
-
SAWADA Yoshiki
Department of System Information Sciences, Graduate School of Information Sciences, Tohoku Universit
-
Sawada Yoshiki
Department Of System Information Sciences Graduate School Of Information Sciences Tohoku University
-
Aoki Takafumi
Department Of Chemistry Graduate School Of Science Osaka University
関連論文
- Systematic Interpretation of Redundant Arithmetic Adders in Binary and Multiple-Valued Logic(Novel Device Architectures and System Integration Technologies)
- Multiple-Valued Constant-Power Adder and Its Application to Cryptographic Processor
- A Single-Electron-Transistor Logic Gate Family for Binary, Multiple-Valued and Mixed-Mode Logic(New System Paradigms for Integrated Electronics)
- A Simulation Methodology for Single-Electron Multiple-Valued Logics and Its Application to a Latched Parallel Counter
- 位相限定相関法に基づく指紋照合技術 : 一般住宅向け指紋照合装置のためのアルゴリズム設計と実現
- 並列プレフィックス加算器を用いた算術演算モジュールの自動生成(信号処理,LSI,及び一般)
- 並列プレフィックス加算器を用いた算術演算モジュールの自動生成(信号処理,LSI,及び一般)
- 並列プレフィックス加算器を用いた算術演算モジュールの自動生成(信号処理,LSI,及び一般)
- 算術演算回路の形式的検証手法とその評価(デザインガアイ2006-VLSI設計の新しい大地を考える研究会)
- 算術演算回路の形式的検証手法とその評価(検証,デザインガイア2006-VLSI設計の新しい大地を考える研究会)
- 算術演算回路の形式的検証手法とその評価(検証,デザインガイア2006-VLSI設計の新しい大地を考える研究会)
- 算術演算回路の形式的検証手法とその評価
- Free Oligosaccharides with Lewis x Structure Expressed in the Segmentation Period of Zebrafish Embryo
- 算術アルゴリズム記述言語ARITHに基づく算術演算回路の形式的設計(ハードウェア/ソフトウェア設計技術, 信号処理, LSI, 及び一般)
- 算術アルゴリズム記述言語ARITHに基づく算術演算回路の形式的設計(ハードウェア/ソフトウェア設計技術, 信号処理, LSI, 及び一般)
- 算術アルゴリズム記述言語ARITHに基づく算術演算回路の形式的設計(ハードウェア/ソフトウェア設計技術, 信号処理, LSI, 及び一般)
- I-022 位相限定相関法と特徴点マッチングの組み合わせに基づく指紋照合アルゴリズム(I分野:画像認識・メディア理解)
- A High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks
- A Dental Radiograph Recognition System Using Phase-Only Correlation for Human Identification
- Score-Level Fusion of Phase-Based and Feature-Based Fingerprint Matching Algorithms
- A Robust 3D Face Recognition Algorithm Using Passive Stereo Vision
- A Redox Microarray : An Experimental Model for Molecular Computing Integrated Circuits(New System Paradigms for Integrated Electronics)
- An Image Completion Algorithm Using Occlusion-Free Images from Internet Photo Sharing Sites
- 冗長数系に基づく高速加算器の最適設計(ハードウェア/ソフトウェア設計技術, 信号処理, LSI, 及び一般)
- 冗長数系に基づく高速加算器の最適設計(ハードウェア/ソフトウェア設計技術, 信号処理, LSI, 及び一般)
- Arithmetic Circuit Verification Based on Symbolic Computer Algebra
- Formal Design of Arithmetic Circuits Based on Arithmetic Description Language(Circuit Synthesis,VLSI Design and CAD Algorithms)
- A Shortest Path Search Algorithm Using an Excitable Digital Reaction-Diffusion System (Signal Processing Algorithm, Multidimensional Signal Processing and Its Application)
- High-Accuracy Estimation of Image Rotation Using 1D Phase-Only Correlation
- A Passive 3D Face Recognition System and Its Performance Evaluation
- A Palmprint Recognition Algorithm Using Phase-Only Correlation
- A Fingerprint Matching Algorithm Using Phase-Only Correlation(Digital Signal Processing for Pattern Recognition)(Applications and Implementations of Digital Signal Processing)
- High-Accuracy Subpixel Image Registration Based on Phase-Only Correlation(Digital Signal Processing)
- Signed-Weight Arithmetic and Its Application to a Field-Programmable Digital Filter Architecture (Special Issue on Integrated Electronics and New System Paradigms)
- Counter Tree Diagrams : A Unified Framework for Analyzing Fast Addition Algorithms(IP Design)(VLSI Design and CAD Algorithms)
- Design of a Field-Programmable Digital Filter Chip Using Multiple-Valued Current-Mode Logic(Digital Signal Processing)
- Fingerprint Restoration Using Digital Reaction-Diffusion System and Its Evaluation(Digital Signal Processing)
- Multiple-Valued Constant-Power Adder and Its Application to Cryptographic Processor
- Evolutionary Synthesis of Fast Constant-Coefficient Multipliers
- Pattern Formation in Reaction-Diffusion Enzyme Transistor Circuits (Special Section on Nonlinear Theory and Its Applications)
- Evolutionary Design of Arithmetic Circuits (Special Section on Discrete Mathematics and Its Applications)
- Beyond-Binary Arithmetic: Algorithms and VLSI Implementations
- Unsupervised Image Segmentation Based on Bethe Approximation
- A Model for Biomolecular Computing Using Enzyme Transistors
- Research on the effectiveness of intermittent cervical traction therapy, using short-latency somatosensory evoked potentials
- Fast and Robust 3D Correspondence Matching and Its Application to Volume Registration