Fixed-Polarity OR-AND-EXOR Expressions and Their Minimization (特集 システムLSIの設計技術と設計自動化)
スポンサーリンク
概要
- 論文の詳細を見る
We propose fixed-polarity OR-AND-EXOR expressions (FOAEs) and their minimization algorithm with O(4^n) time complexity, where n is the number of input variables. FOAEs can be used for the easily testable realization for the deterministic and/or random testing. We present experimental results of the number of terms of FOAEs and random testing for the FOAE circuits on the MCNC benchmark. The results show that the FOAE circuits have high potential testability for random testing.
- 一般社団法人情報処理学会の論文
- 2001-04-15
著者
-
Shimizu Kensuke
Faculty Of Engineering Gunma University
-
Hirayama Takashi
Department Of Computer And Information Sciences Iwate University
-
Shimizu K
Gunma Univ. Kiryu‐shi Jpn
-
HIRAYAMA TAKASHI
Ashikaga Institute of Technology
-
NAGASAWA KAZUYUKI
Ashikaga Institute of Technology
関連論文
- A Case of Advanced Gastric Cancer with Liver and Lymph Node Metastases Responding to Single S-1 Therapy
- Compact Residue Arithmetic Multiplier Based on the Radix-4 Signed-Digit Multiple-Valued Arithmetic Circuits (Special Issue on Integrated Electronics and New System Paradigms)
- New Three-Level Boolean Expression Based on EXOR Gates(Computer Components)
- Detection of Autosymmetry in Logic Functions Using Spectrum Technique(Computer System Element)
- Fixed-Polarity OR-AND-EXOR Expressions and Their Minimization (特集 システムLSIの設計技術と設計自動化)
- Double Fixed-Polarity Reed-Muller Expressions:A New Class of AND-EXOR Expressions for Compact and Testable Realization (特集 システムLSIの設計技術と設計自動化)
- Easily Testable Realization Based on Single-Rail-Input OR-AND-EXOR Expressions
- Minimization of AND-EXOR Expressions for Symmetric Functions (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems)
- Lower Bounds on Size of Periodic Functions in Exclusive-OR Sum-of-Products Expressions (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Dynamic Range Compression Characteristics Using an Interpolating Polynomial for Digital Audio Systems(Digital Signal Processing)
- Modulo 2^ltP-1gt Arithmetic Hardware Algorithm Using Signed-Digit Number Representation
- 妊娠中の旅行に関する危険性 : 東京近郊にある巨大テーマパークからの産科緊急受診に関する検討より