New Three-Level Boolean Expression Based on EXOR Gates(Computer Components)
スポンサーリンク
概要
- 論文の詳細を見る
The utilization of EXOR gates often decreases the number of gates needed for realizing practical logical networks, and enhances the testability of networks. Therefore, logic synthesis with EXOR gates has been studied. In this paper we propose a new logic representation: an ESPP (EXOR-Sum-of-Pseudoproducts) form based on pseudoproducts. This form provides a new three-level network with EXOR gates. Some functional classes in ESPP forms can be realized with shorter expressions than in conventional forms such as the Sum-of-Products. Since many practical functions have the properties of such classes, the ESPP form is useful for making a compact form. We propose a heuristic minimization algorithm for ESPP, and we demonstrate the compactness of ESPPs by showing our experimental results. We apply our technique to some logic function classes and MCNC benchmark networks. The experimental results show that most ESPP forms have fewer literals than conventional forms.
- 社団法人電子情報通信学会の論文
- 2004-05-01
著者
-
Shimizu Kensuke
Department Of Computer Science Gunma University
-
Hirayama Takashi
Department Of Computer And Information Sciences Iwate University
-
Shimizu K
Gunma Univ. Kiryu‐shi Jpn
-
ISHIKAWA Ryoji
Department of Computer Science, Gunma University
-
KODA Goro
Department of Computer Science, Gunma University
-
Koda Goro
Department Of Computer Science Gunma University
-
Ishikawa Ryoji
Department Of Computer Science Gunma University
関連論文
- A Case of Advanced Gastric Cancer with Liver and Lymph Node Metastases Responding to Single S-1 Therapy
- A VLSI implementation method of a compressor for audio systems
- New Three-Level Boolean Expression Based on EXOR Gates(Computer Components)
- Detection of Autosymmetry in Logic Functions Using Spectrum Technique(Computer System Element)
- Fixed-Polarity OR-AND-EXOR Expressions and Their Minimization (特集 システムLSIの設計技術と設計自動化)
- Double Fixed-Polarity Reed-Muller Expressions:A New Class of AND-EXOR Expressions for Compact and Testable Realization (特集 システムLSIの設計技術と設計自動化)
- Easily Testable Realization Based on Single-Rail-Input OR-AND-EXOR Expressions
- Minimization of AND-EXOR Expressions for Symmetric Functions (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems)
- 妊娠中の旅行に関する危険性 : 東京近郊にある巨大テーマパークからの産科緊急受診に関する検討より