Double Fixed-Polarity Reed-Muller Expressions:A New Class of AND-EXOR Expressions for Compact and Testable Realization (特集 システムLSIの設計技術と設計自動化)
スポンサーリンク
概要
- 論文の詳細を見る
As classes of AND-EXOR expressions, PPRMs, FPRMs, and ESOPs are well-known. In this paper, a new class of AND-EXOR expressions, Double Fixed-Polarity Reed-Muller Expressions (DFPRMs), is proposed. DFPRMs are generalized expressions of FPRMs, and can be the smallest PLA among all the classes of AND-EXOR expressions. We discuss their properties: the relation to other classes, a compact realization with (AND/OR)-EXOR PLAs, and the easy testability of the PLA. We show that all the stuck-at faults in DFPRM PLAs are detected by (2n+4) tests, which are independent of the functions realized by the PLAs. And we demonstrate the compactness of DFPRMs by giving a table of the number of products of the minimum DFPRMs for all 4-variable functions. The table is obtained by a minimization algorithm presented in this paper.
- 一般社団法人情報処理学会の論文
- 2001-04-15
著者
-
Shimizu Kensuke
Faculty Of Engineering Gunma University
-
Hirayama Takashi
Department Of Computer And Information Sciences Iwate University
-
Shimizu K
Gunma Univ. Kiryu‐shi Jpn
-
Nishitani Y
Iwate Univ. Morioka‐shi Jpn
-
Nishitani Yasuaki
Faculty Of Engineering Gunma University
-
HIRAYAMA TAKASHI
Ashikaga Institute of Technology
-
NAGASAWA KAZUYUKI
Ashikaga Institute of Technology
関連論文
- A Case of Advanced Gastric Cancer with Liver and Lymph Node Metastases Responding to Single S-1 Therapy
- A Faster Algorithm of Minimizing AND-EXOR Expressions
- The Firing Squad Synchronization Problems for Number Patterns on a Seven-Segment Display and Segment Arrays
- Compact Residue Arithmetic Multiplier Based on the Radix-4 Signed-Digit Multiple-Valued Arithmetic Circuits (Special Issue on Integrated Electronics and New System Paradigms)
- New Three-Level Boolean Expression Based on EXOR Gates(Computer Components)
- Detection of Autosymmetry in Logic Functions Using Spectrum Technique(Computer System Element)
- Fixed-Polarity OR-AND-EXOR Expressions and Their Minimization (特集 システムLSIの設計技術と設計自動化)
- Double Fixed-Polarity Reed-Muller Expressions:A New Class of AND-EXOR Expressions for Compact and Testable Realization (特集 システムLSIの設計技術と設計自動化)
- Easily Testable Realization Based on Single-Rail-Input OR-AND-EXOR Expressions
- Minimization of AND-EXOR Expressions for Symmetric Functions (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems)
- Lower Bounds on Size of Periodic Functions in Exclusive-OR Sum-of-Products Expressions (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Dynamic Range Compression Characteristics Using an Interpolating Polynomial for Digital Audio Systems(Digital Signal Processing)
- Some Modifications of the Tournament Algorithm for the Mutual Exclusion Problem
- Modulo 2^ltP-1gt Arithmetic Hardware Algorithm Using Signed-Digit Number Representation
- 妊娠中の旅行に関する危険性 : 東京近郊にある巨大テーマパークからの産科緊急受診に関する検討より