Lower Bounds on Size of Periodic Functions in Exclusive-OR Sum-of-Products Expressions (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
スポンサーリンク
概要
- 論文の詳細を見る
This paper deals with the size of switching functions in Exclusive-OR sum-of-products expressions (ESOPs). The size is the number of products in ESOP. There are no good algorithms to find an exact minimum ESOP. Since the exact minimization algorithms take a time in double exponential order, it is almost impossible to minimize ESOPs for an arbitrary n-variable functions with n>5. Then, it is necessary to study the size of some concrete functions. These concrete functions are useful for testing heuristic minimization algorithms. In this paper we present the lower bounds on size of periodic functions in ESOPs. A symmetric function is said to be periodic when the vector of weights of inputs X such that f(X)=1 is periodic. We show that the size of a 2^<t+1>-periodic function with rank r is proportional to n^<2t+r>, where t≧0 and 0≦r<2^t, i.e., in polynomial order, and that the size of a (2s+1)2^t-periodic function with s>0 and t≧0 is greater than or equal to (3/2)^<n-(2s+1)2t>, i.e., in exponential order. The concrete function the size of which is greater than or equal to 32・(3/2)^<n-8> is presented. This function requires the largest size among the concrete functions the sizes of which are known. Some results for non-periodic symmetric functions are also given.
- 社団法人電子情報通信学会の論文
- 1994-03-25
著者
-
Shimizu Kensuke
Faculty Of Engineering Gunma University
-
Nishitani Yasuaki
Faculty Of Engineering Gunma University
関連論文
- A Faster Algorithm of Minimizing AND-EXOR Expressions
- The Firing Squad Synchronization Problems for Number Patterns on a Seven-Segment Display and Segment Arrays
- Compact Residue Arithmetic Multiplier Based on the Radix-4 Signed-Digit Multiple-Valued Arithmetic Circuits (Special Issue on Integrated Electronics and New System Paradigms)
- Fixed-Polarity OR-AND-EXOR Expressions and Their Minimization (特集 システムLSIの設計技術と設計自動化)
- Double Fixed-Polarity Reed-Muller Expressions:A New Class of AND-EXOR Expressions for Compact and Testable Realization (特集 システムLSIの設計技術と設計自動化)
- Easily Testable Realization Based on Single-Rail-Input OR-AND-EXOR Expressions
- Minimization of AND-EXOR Expressions for Symmetric Functions (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems)
- Lower Bounds on Size of Periodic Functions in Exclusive-OR Sum-of-Products Expressions (Special Section on the 6th Karuizawa Workshop on Circuits and Systems)
- Dynamic Range Compression Characteristics Using an Interpolating Polynomial for Digital Audio Systems(Digital Signal Processing)
- Some Modifications of the Tournament Algorithm for the Mutual Exclusion Problem
- Modulo 2^ltP-1gt Arithmetic Hardware Algorithm Using Signed-Digit Number Representation