A New Multiple-Round Dimension-Order Routing for Networks-on-Chip
スポンサーリンク
概要
- 論文の詳細を見る
The Network-on-Chip (NoC) is limited by the reliability constraint, which impels us to exploit the fault-tolerant routing. Generally, there are two main design objectives: tolerating more faults and achieving high network performance. To this end, we propose a new multiple-round dimension-order routing (NMR-DOR). Unlike existing solutions, besides the intermediate nodes inter virtual channels (VCs), some turn-legally intermediate nodes inside each VC are also utilized. Hence, more faults are tolerated by those new introduced intermediate nodes without adding extra VCs. Furthermore, unlike the previous solutions where some VCs are prioritized, the NMR-DOR provides a more flexible manner to evenly distribute packets among different VCs. With extensive simulations, we prove that the NMR-DOR maximally saves more than 90% unreachable node pairs blocked by faults in previous solutions, and significantly reduces the packet latency compared with existing solutions.
- 2011-04-01
著者
-
Li Xiaowei
Key Laboratory Of Computer System And Architecture Institute Of Computing Technology Chinese Academi
-
Han Yinhe
Key Laboratory Of Computer System And Architecture Institute Of Computing Technology Chinese Academy
-
Li Huawei
Institute Of Computing Technology Chinese Academy Of Sciences
-
Li Huawei
Key Laboratory Of Computer System And Architecture Institute Of Computing Technology Chinese Academi
-
Han Yinhe
Key Laboratory Of Computer System And Architecture Institute Of Computing Technology Chinese Academy
-
Fu Binzhang
Key Laboratory Of Computer System And Architecture Institute Of Computing Technology Chinese Academy
-
Li Xiaowei
Key Laboratory Of Computer System And Architecture Institute Of Computing Technology Chinese Academy Of Sciences
関連論文
- Compression/Scan Co-design for Reducing Test Data Volume, Scan-in Power Dissipation, and Test Application Time(Dependable Computing)
- Wrapper Scan Chains Design for Rapid and Low Power Testing of Embedded Cores(Dependable Computing)
- A Novel Post-Silicon Debug Mechanism Based on Suspect Window
- Testable Critical Path Selection Considering Process Variation
- Extended Selective Encoding of Scan Slices for Reducing Test Data and Test Power
- A New Multiple-Round Dimension-Order Routing for Networks-on-Chip