A Delay Model of Multiple-Valued Logic Circuits Consisting of Min, Max, and Literal Operations

スポンサーリンク

概要

• 論文の詳細を見る

• Delay models for binary logic circuits have been proposed and clarified their mathematical properties. Kleenes ternary logic is one of the simplest delay models to express transient behavior of binary logic circuits. Goto first applied Kleenes ternary logic to hazard detection of binary logic circuits in 1948. Besides Kleenes ternary logic, there are many delay models of binary logic circuits, Lewiss 5-valued logic etc. On the other hand, multiple-valued logic circuits recently play an important role for realizing digital circuits. This is because, for example, they can reduce the size of a chip dramatically. Though multiple-valued logic circuits become more important, there are few discussions on delay models of multiple-valued logic circuits. Then, in this paper, we introduce a delay model of multiple-valued logic circuits, which are constructed by Min, Max, and Literal operations. We then show some of the mathematical properties of our delay model.

• 2010-08-01

著者

• Takagi Noboru

  Department Of Electronics And Informatics Faculty Of Engineering Toyama Prefectural University

• Takagi Noboru

  Department Of Intelligent Systems Design Engineering Toyama Prefectural University

関連論文

• Decomposition of Surface Data into Fractal Signals Based on Mean Likelihood and Importance Sampling and Its Applications to Feature Extraction(Digital Signal Processing)
• A Fail-Safe Condition for Multiple-Valued Logic Circuits Consisting of AND, OR and NOT Gates
• A Necessary and Sufficient Condition for Kleenean Functions
• Mathematical Foundation on Static Hazards in Multiple-Valued Logic Circuits(Special Section on Papers Selected from ITC-CSCC 2002)
• A Delay Model of Multiple-Valued Logic Circuits Consisting of Min, Max, and Literal Operations
• A Logical Model for Representing Ambiguous States in Multiple-Valued Logic Systems

スポンサーリンク