High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer
スポンサーリンク
概要
- 論文の詳細を見る
- 2009-06-01
著者
-
Yang Wei-bin
Department Of Electrical Engineering Tamkang University
-
CHENG Kuo-Hsing
Department of Electrical Engineering, Tamkang University
-
LO Yu-Lung
Department of Electrical Engineering, National Kaohsiung Normal University
-
CHAO Ting-Sheng
Department of Electrical Engineering, Tamkang University
-
CHAO Ting-Sheng
Industrial Technology Research Institute (ITRI)
-
Lo Yu-lung
Department Of Electrical Engineering National Kaohsiung Normal University
-
Lo Yu-lung
Department Of Electrical Engineering National Central University
-
Cheng Kuo-hsing
Department Of Electrical Engineering National Central University
-
Chao Ting-sheng
Department Of Electrical Engineering Tamkang University
関連論文
- Circuit Analysis and Design of Low-Power CMOS Tapered Buffer(Electronic Circuits)
- A Pseudo Fractional-N Clock Generator with 50% Duty Cycle Output
- High-Speed and Ultra-Low-Voltage Divide-by-4/5 Counter for Frequency Synthesizer
- A Low Jitter Self-Calibration PLL for 10-Gbps SoC Transmission Links Application
- A Fast-Lock DLL with Power-On Reset Circuit(Nonlinear Theory and its Applications)
- Vernier Caliper and Equivalent-Signal Sampling for Built-In Jitter Measurement System
- A 50ns Verify Speed in Resistive Random Access Memory by Using a Write Resistance Tracking Circuit