A Method of Locating Open Faults on Incompletely Identified Pass/Fail Information
スポンサーリンク
概要
- 論文の詳細を見る
In order to reduce the test cost, built-in self test (BIST) is widely used. One of the serious problems of BIST is that the compacted signature in BIST has very little information for fault diagnosis. Especially, it is difficult to determine which tests detect a fault. Therefore, it is important to develop an efficient fault diagnosis method by using incompletely identified pass/fail information. Where the incompletely identified pass/fail information means that a failing test block consists of at least one failing test and some passing tests, and all of the tests in passing test blocks are the passing test. In this paper, we propose a method to locate open faults by using incompletely identified pass/fail information. Experimental results for ISCAS85 and ITC99 benchmark circuits show that the number of candidate faults becomes less than 5 in many cases.
- 2008-03-01
著者
-
Yamazaki Koji
School Of Information And Communication Meiji University
-
Takamatsu Yuzo
Department Of Electrical And Electronic Engineering And Computer Science Graduate School Of Science
関連論文
- A Method of Locating Open Faults on Incompletely Identified Pass/Fail Information
- On Finding Don't Cares in Test Sequences for Sequential Circuits(Dependable Computing)
- Generation of Test Sequences with Low Power Dissipation for Sequential Circuits(Test Generation and Compaction)(Test and Verification of VLSI)
- Post-BIST Fault Diagnosis for Multiple Faults
- Fault Diagnosis on Multiple Fault Models by Using Pass/Fail Information
- An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets(Test)(Dependable Computing)
- An Alternative Test Generation for Path Delay Faults by Using N_i-Detection Test Sets
- Diagnosing Crosstalk Faults in Sequential Circuits Using Fault Simulation(Special Issue on Test and Verification of VLSI)
- A Single Bridging Fault Location Technique for CMOS Combinational Circuits
- SIFLAP-G: A Method of Diagnosing Gate-Level Faults in Combinational Circuits (Special Issue on VLSI Testing and Testable Design)
- A Method of Test Generation for Iterative Logic Arrays (特集:VLSIプロセッサ及び新アーキテクチャLSI技術,一般)
- A Method of Test Generation for Iterative Logic Arrays (特集 VLSIプロセッサ及び新アーキテクスチャLSI技術、一般)
- A Method of Test Generation for Iterative Logic Arrays (特集:VLSIプロセッサ及び新アーキテクチャLSI技術,一般)
- Variation of Electron Diffraction Intensities with Energy Loss. : I. Gold, Silver and Aluminium Films
- Variation of Electron Diffraction Intensities with Energy Loss. : II. NaCl, CuCl and BiOCl Films
- A Simple Electrostatic Energy Filter for Electron Diffraction and Electron Microscopy