Issues of Mixed-Signal Circuit Design in 90nm CMOS LSI Technology

スポンサーリンク

概要

論文の詳細を見る
2005-09-13

著者

関連論文

Issues of Mixed-Signal Circuit Design in 90nm CMOS LSI Technology
The Phase Locked Loop for Clock Recovery Used in a Single-Chip 4-Channel 155Mb/s CMOS ATM Physical Layer Controller LSI(Special Issue on Multimedia, Network, and DRAM LSIs)
An Arbitrary Digital Power Noise Generator Using 65nm CMOS Technology
A New Concept of Differential-Difference Amplifier and Its Application Examples for Mixed Analog/Digital VLSI Systems
A 1.0-V 12-bit Digitally Calibrated SAR ADC Using Hybrid DAC Technique

スポンサーリンク