Advanced I/O Technology using Laterally Modulated Channel MOSFET for 65-nm Node SoC

スポンサーリンク

概要

論文の詳細を見る
2005-09-13

著者

関連論文

Technology Trend of Soft Errors based on Accurate Estimation Method
Potential of and Issues with Multiple-Stressor Technology (MST) in High-Performance 45nm Generation Devices
Large Reduction in Standby Power Consumption Achieved with Stress-controlled SRAM Cell Layout
Advanced I/O Technology using Laterally Modulated Channel MOSFET for 65-nm Node SoC
Self-Aligned Control of Threshold Voltages in 0.1μm nMOSFETs
Impact of Shallow Source/Drain on Scaling pMOSFETs below 0.1μm
Optimization of Giga-bit DRAM Cell Transistors by Channel and Drain Engineering
In-Depth Study of Two-Dimensional Layout Dependences in Multiple-Stressor CMOS for 45nm Technology Node High-Performance Applications

スポンサーリンク