Impact of Shallow Source/Drain on Scaling pMOSFETs below 0.1μm
スポンサーリンク
概要
- 論文の詳細を見る
- 1997-09-16
著者
関連論文
- Large Reduction in Standby Power Consumption Achieved with Stress-controlled SRAM Cell Layout
- Advanced I/O Technology using Laterally Modulated Channel MOSFET for 65-nm Node SoC
- Self-Aligned Control of Threshold Voltages in 0.1μm nMOSFETs
- Impact of Shallow Source/Drain on Scaling pMOSFETs below 0.1μm