Optimization of Giga-bit DRAM Cell Transistors by Channel and Drain Engineering
スポンサーリンク
概要
- 論文の詳細を見る
- 1998-09-07
著者
-
SUZUKI H.
Fujitsu Laboratories Ltd.
-
MIYASHITA T.
Fujitsu Laboratories Ltd.
-
KOJIMA M.
Fujitsu Ltd.
-
Anzai H.
Fujitsu Laboratories Ltd.
-
NAGATA T.
Fujitsu Laboratories Ltd.
-
TAKAHASHI K.
Fujitsu Laboratories Ltd.
-
SATO M.
Fujitsu Laboratories Ltd.
-
NARA Y.
Fujitsu Laboratories Ltd.
関連論文
- Development of a Millimeterwave Instrument for Measurements of Strato-Mesospheric Ozone Using a Superconductive Receiver
- Potential of and Issues with Multiple-Stressor Technology (MST) in High-Performance 45nm Generation Devices
- A 64-Bit Josephson Memory Circuit : LATE NEWS
- Advanced I/O Technology using Laterally Modulated Channel MOSFET for 65-nm Node SoC
- Optimization of Giga-bit DRAM Cell Transistors by Channel and Drain Engineering
- In-Depth Study of Two-Dimensional Layout Dependences in Multiple-Stressor CMOS for 45nm Technology Node High-Performance Applications