Novel Impurity Activation Technology Using Gate Poly-Si Oxidation
スポンサーリンク
概要
- 論文の詳細を見る
- 1999-09-20
著者
-
Morosawa N.
Advanced Technology Research Laboratories Sharp Corporation
-
KOTAKI H.
Advanced Technology Research Laboratories, Sharp Corporation
-
KAKIMOTO S.
Advanced Technology Research Laboratories, Sharp Corporation
-
OHTA K.
Advanced Technology Research Laboratories, Sharp Corporation
-
HASHIZUME N.
Advanced Technology Research Laboratories, Sharp Corporation
-
YAMANAKA M.
Advanced Technology Research Laboratories, Sharp Corporation
-
Kakimoto S.
Advanced Technology Research Laboratories Sharp Corporation
-
Kotaki H.
Advanced Technology Research Laboratories Sharp Corporation
-
Hashizume N.
Advanced Technology Research Laboratories Sharp Corporation
関連論文
- Novel Ultra Thin Heavily Nitrided Gate Dielectrics Technology Adding Fluorine for Highly Reliable MOSFETs
- Novel Impurity Activation Technology Using Gate Poly-Si Oxidation
- Study of an Elevated Drain Fabrication Method for Ultra Shallow Junction
- Novel Ultra Clean Salicide Technology Using Double Titanium Deposited Silicide (DTD) Process for 0.1μm Gate Electrode
- Novel Low Leakage and Low Resistance Titanium Salicide Technology with Recoil Nitrogen Achieved by Silicidation after Ion Implantation through Contamination-Restrained Oxygen Free LPCVD-Nitride Layer (SICRON)
- Novel Nitrogen Profile Control Technology in Ultra Thin Gate Oxide for Deep Submicron CMOS