A New Lowpass Filter for the Fast Frequency Acquisition of the PLL Frequency Synthesizer
スポンサーリンク
概要
- 論文の詳細を見る
- 1997-05-06
著者
-
Fukui Y
Faculty Of Engineering Tottori University
-
Fukui Y
Graduate School Of Engineering Tottori University
-
Sumi Yasuaki
Department Of Information Systems Faculty Of Environmental And Information Studies Tottori Universit
-
Obote Shigeki
Department Of Media And Telecommunications Engineering Faculty Of Engineering Ibaraki University
-
SUMI Yasuaki
Tottori SANYO Electric Co., Ltd.
-
SYOUBU Kouichi
Nippon Hoso Kyokai
-
TSUDA Kazutoshi
Japan Radio Co., Ltd.
-
OBOTE Shigeki
Tottori Univ.
-
SYOUBU Kouichi
Tottori Univ.
-
FUKUI Yutaka
Tottori Univ.
-
Tsuda Kazutoshi
Japan Radio Co.
関連論文
- Parallel Composition Based Adaptive Notch Filter : Performance and Analysis(Digital Signal Processing)
- An Adaptive Algorithm for Cascaded Notch Filter with Reduced Bias
- On the Necessity of Estimating the Transfer Level in an Allpass-FIR ADF by the Use of Lyapunov Criteria
- A Newton Based Adaptive Algorithm for IIR ADF Using Allpass and FIR Filter
- A Simple Algorithm for Adaptive Allpass-FIR Digital Filter Using Lattice Allpass Filter with Minimum Multipliers
- A New Linear Prediction Filter Based Adaptive Algorithm For IIR ADF Using Allpass and Minimum Phase System
- Robust DSP Type Squaring Loop withAdaptive Notch Filter Type Frequency Estimator and Adaptive BPF (Special Section on Noise Cancellation and Reduction Techniques)
- A Study on Semi-Blind Adaptive equalizer for PSK and QPSK Signals
- A Noise Reduction Method Based on Linear Prediction Analysis
- A New Noise Reduction Method Using Estimated Noise Spectrum(Special Section of Selected Papers from the 14th Workshop on Circuits and Systems in Karuizawa)
- Threshold Equalization for On-Line Signature Verification
- DWT Domain On-Line Signature Verification Using the Pen-Movement Vector(Information Security)
- Speech Noise Reduction System Based on Frequency Domain ALE Using Windowed Modified DFT Pair(Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa)
- Multi-Matcher On-Line Signature Verification System in DWT Domain(Information Hiding, Cryptography and Information Security)
- Introduction of Orthonormal Transform into Neural Filter for Accelerating Convergence Speed(Special Section on Intelligent Signal and Image Processing)
- Reduction of Computational Complexity in the IA Algorithm
- Performance Analysis and Improvement of the NACF Algorithm (Special Section on Digital Signal Processing)
- PLL Frequency Synthesizer with Binary Phase Comparison (Special Section of Selected Papers from the 12th Workshop on Circuit and Systems in Karuizawa)
- Prescaler PLL Frequency Synthesizer with Multi-Programmable Divider (Special Section of Selected Papers from the 12th Workshop on Circuit and Systems in Karuizawa)
- Prescaler PLL Frequency Synthesizer Introducing Multi-(N+1/2) Programmable Dividers
- A New Prescaler PLL Frequency Synthesizer with Multi-Programmable Divider
- Speedup of Frequency Switching Time in PLL Frequency Synthesizers Using a Target Frequency Detector (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa)
- PLL Frequency Synthesizer with Multi-Phase Detector (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa)
- A Multi-Loop PLL Frequency Synthesizer
- Speedup of Frequency Switching Time in PLL Frequency Synthesizers Using Target Frequency Detector
- A Novel (N+1/2) Pulse Swallow Divider for the PLL Frequency Synthesizer
- A New Lowpass Filter for the Fast Frequency Acquisition of the PLL Frequency Synthesizer
- PLL Frequency Synthesizer for Low Power Consumption (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems)
- A Realization of Multiple Circuit Transfer Functions Using OTA-C Integrator Loop Structure
- Electronically Tunable Current-Mode Biquad Using OTAs and Grounded Capacitors
- The Automatic Counting of Chlorella Using Image Processing and Neural Network(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- Improvement of Active Net Model for Region Detection in an Image(Special Section of Selected Papers from the 13th Workshop on Circuits and Systems in Karuizawa)
- Region Extraction Using Color Feature and Active Net Model in Color Image (Special Section on Selected Papers from the 11th Workshop on Circuits and Systems in Karuizawa)
- A Computation Reduced MMSE Adaptive Array Antenna Using Space-Temporal Simultaneous Processing Equalizer(Special Issue on Software Defined Radio Technology and Its Applications)
- Estimation of Frequency Offset in QPSK Demodulation