スポンサーリンク
Department Of Clothing And Textiles Gyeongsang National University | 論文
- IS-84 Contraception in reproductive-aged Korean women(Group11 Women's Health2,International Session)
- Study on the Shape Memory Polyamides. Synthesis and Thermomechanical Properties of Polycaprolactone- Polyamide Block Copolymer
- Crystal Structure of a Methine Dye, C.I. Disperse Blue 354
- Crystal Structure of N-tert-Butoxycarbonylbis(2-thioacetoxyethyl)amine
- Crystal Structure of 8-Tosyloxyquinoline
- Crystal Structure of an Anthraquinone Dye, C. I. Disperse Violet 27
- Effect of Alkoxy Substitution on Photophysical Properties of Poly(p-phenylenevinylene)
- Reaction Characteristics between Cu Thin Film and RF Inductively Coupled Cl_2 Plasma without/with UV Irradiation
- 30-P2-45 Computerized Adverse Drug Reaction (ADR) monitoring system in Kangnam St. Mary's Hospital
- Cancer screening using ^F-FDG PET/CT in Korean asymptomatic volunteers : a preliminary report
- Influence of the Microstructure on the Ultrasonic Backscattered Energy from a Liquid/Solid Interface at the Rayleigh Angle
- Homogeneous Nucleation of Misfit Dislocations in Strained Layers
- Crystal Structure and B-Site Ordering in Antiferroelectric Pb(Mg_W_)O_3, Pb(Co_W_)O_3 and Pb(Yb_Nb_)O_3
- Anti-obesity Effect of Dioscorea nipponica Makino with Lipase-inhibitory Activity in Rodents(Food & Nutrition Science)
- Epitaxial Growth of GaN on LaAlO_3(100) Substrate by RF Plasma Assisted Molecular Beam Epitaxy
- Molecular Authentication of 21 Korean Artemisia Species (Compositae) by Polymerase Chain Reaction-Restriction Fragment Length Polymorphism Based on trnL–F Region of Chloroplast DNA
- Design of a Mutated Adder and Its Optimization Using ILP Formulation(Digital Circuits and Computer Arithmetic, Recent Advances in Circuits and Systems-Part 1)
- Low Latency Four-Flop Synchronizer with the Handshake Interface(Communications and Wireless Systems, Recent Advances in Circuits and Systems-Part 1)
- A Low Latency Asynchronous FIFO Combining a Wave Pipeline with a Handshake Scheme(VLSI Design Technology and CAD)
- Asynchronous Multiple-Issue On-Chip Bus with In-Order/Out-of-Order Completion(Integrated Electronics)