Okura Shunsuke | Division Of Electrical Electronic And Information Engineering Osaka University
スポンサーリンク
概要
関連著者
-
Taniguchi Kenji
Division Of Electrical Electronic And Information Engineering Osaka University
-
Taniguchi Kenji
Osaka Univ. Suita‐shi Jpn
-
Okura Shunsuke
Division Of Electrical Electronic And Information Engineering Osaka University
-
OKURA Tetsuro
The Division of Electrical, Electronic and Information Engineering, Osaka University
-
Ido Toru
The Division Of Electrical Electronic And Information Engineering Osaka University
-
Okura Tetsuro
The Division Of Electrical Electronic And Information Engineering Osaka University
-
OKURA Shunsuke
Division of Electrical, Electronic and Information Engineering, Osaka University
-
OKURA Tetsuro
Division of Electrical, Electronic and Information Engineering, Osaka University
-
TANIGUCHI Kenji
Division of Electrical, Electronic and Information Engineering, Osaka University
-
Taniguchi Kenji
Division Of Electrical Electronics And Information Engineering Graduate School Of Engineering Osaka
-
Taniguchi Kenji
The Division Of Electrical Electronic And Information Engineering Osaka University
-
Ido Toru
Division Of Electrical Electronic And Information Engineering Osaka University
-
大倉 俊介
Division Of Electrical Electronic And Information Engineering Osaka University
-
Okura Shunsuke
The Division Of Electrical Electronic And Information Engineering Osaka University
-
Indika U.
Division Of Electrical Electronic And Information Engineering Osaka University
-
Taniguchi K
Osaka Univ. Osaka Jpn
-
IDO Toru
Division of Electrical, Electronic and Information Engineering, Osaka University
-
BOGODA APPUHAMYLAGE
Division of Electrical, Electronic and Information Engineering, Osaka University
-
Bogoda Appuhamylage
Division Of Electrical Electronic And Information Engineering Osaka University
著作論文
- A 10-bit 800-Column Low-Power RAM Bank Including Energy-Efficient D-Flip-Flops for a Column-Parallel ADC(Analog Circuit Techniques and Related Topics)
- A Reference Voltage Buffer with Settling Boost Technique for a 12bit 18MHz Multibit/Stage Pipelined A/D Converter
- An Area-Efficient, Low-Power CMOS Fractional Bandgap Reference