ISHII K. | Nanoelectronics Research Institiute, AIST
スポンサーリンク
概要
関連著者
-
Matsukawa T.
Nanoelectronics Research Institiute Aist
-
MASAHARA M.
National Institute of Advanced Industrial Science and Technology (AIST)
-
LIU Y.
Nanoelectronics Research Institiute, AIST
-
ENDO K.
Nanoelectronics Research Institiute, AIST
-
MASAHARA M.
Nanoelectronics Research Institiute, AIST
-
YAMAUCHI H.
Nanoelectronics Research Institiute, AIST
-
TSUKADA J.
Nanoelectronics Research Institiute, AIST
-
ISHII K.
Nanoelectronics Research Institiute, AIST
-
SUZUKI E.
Nanoelectronics Research Institiute, AIST
-
Liu Y.-x.
Nanoelectronics Research Institiute Aist
-
Masahara M.
Nanoelectronics Research Institiute Aist
-
Suzuki E.
Nanoelectronics Research Institiute Aist
-
Matsukawa T.
Nanoelectronics Research Institute National Institute Of Advanced Industrial Science And Technology
-
Yamauchi H.
Nanoelectronics Research Institiute Aist
-
Yokoyama H.
Nanoelectronics Research Institute Aist
-
Endo K.
Nanoelectronics Research Institiute Aist
-
Tsukada J.
Nanoelectronics Research Institiute Aist
-
ISHIKAWA Y.
Nanoelectronics Research Institiute, AIST
著作論文
- Dual Metal Gate MOSFETs with Symmetrical Threshold Voltages Using Work Function Tuned Ta/Mo Bi-layer Metal Gates
- Ta/Mo Stack Dual Metal Gate Technology Applicable to Gate-First Processes